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Abstract
In a modern microprocessor, datapath/arithmetic circuits have always been an impor-
tant building block in delivering high-performance, energy-efficient computing, because
arithmetic operations such as addition and binary number comparison are two of the
most commonly used computing instructions. Besides the manufacturing CMOS process,
the two most critical design considerations for arithmetic circuits are the logic style and
micro-architecture. In this thesis, a constant-delay (CD) logic style is proposed target-
ing full-custom high-speed applications. The constant delay characteristic of this logic
style (regardless of the logic type) makes it suitable for implementing complicated logic
expressions such as addition. CD logic exhibits a unique characteristic where the output
is pre-evaluated before the inputs from the preceding stage are ready. This feature enables
a performance advantage over static and dynamic domino logic styles in a single cycle,
multi-stage circuit block. Several design considerations including timing window width
adjustment and clock distribution are discussed. Using a 65-nm general-purpose CMOS
technology, the proposed logic style demonstrates an average speedup of 94% and 56%
over static and dynamic domino logic, respectively, in five different logic gates. Simulation
results of 8-bit ripple carry adders conclude that CD logic is 39% and 23% faster than the
static and dynamic-based adders, respectively. CD logic also demonstrates 39% speedup
and 64% (22%) energy-delay product reduction from static logic at 100% (10%) data activ-
ity in 32-bit carry lookahead adders. To confirm CD logic’s potential, a 148 ps, single-cycle
64-bit adder with CD logic implemented in the critical path is fabricated in a 65-nm, 1-V
CMOS process. A new 64-bit Ling adder micro-architecture, which utilizes both inversion
and absorption properties to minimize the number of CD logic and the number of logic
stage in the critical path, is also proposed. At 1-V supply, this adder’s measured worst-
case power and leakage power are 135 mW and 0.22 mW, respectively. A single-cycle
64-bit binary comparator utilizing a radix-2 tree structure is also proposed. This com-
parator architecture is specifically designed for static logic to achieve both low-power and
high-performance operation, especially in low input data activity environments. At 65-nm
technology with 25% (10%) data activity, the proposed design demonstrates 2.3× (3.5×)
and 3.7× (5.8×) power and energy-delay product efficiency, respectively. This comparator
is also 2.7× faster at iso-energy (80 fJ) or 3.3× more energy-efficient at iso-delay (200 ps)
iii
than existing designs. An improved comparator, where CD logic is utilized in the critical
path to achieve high performance without sacrificing the overall energy efficiency, is also
realized in a 65-nm 1-V CMOS process. At 1-V supply, the proposed comparator’s mea-
sured delay is 167 ps, and has an average power and a leakage power of 2.34 mW and 0.06
mW, respectively. At 0.3-pJ iso-energy or 250-ps iso-delay budget, the proposed compara-
tor with CD logic is 20% faster or 17% more energy-efficient compared to a comparator
implemented with just the static logic.
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Chapter 1
Introduction
Thanks to integrated circuits (ICs), countless electronic devices, ranging from portable
electronic devices to supercomputers that only existed in our imagination a few decades
ago, can be realized and have become a life necessity in modern society. This is thanks
to Moore’s Law, which states that the number of transistors for a given die area doubles
every eighteen months, as shown in Fig. 1.1 [1]. The continuous scaling of complementary
metal oxide semiconductor (CMOS) technology is primarily responsible for such a rapid
increased integration. Besides the increased number of transistors that can be packed in
a given area, numerous advantages, including both delay and energy reduction, have been
obtained as a result of the rapid shrinkage of a transistor’s minimum dimensions. However,
as CMOS technology further scales down to allow faster IC with less energy consumption,
continuous circuit innovation, in particular, logic implementation, is a necessity in order
to avail its benefits.
In the past decade, as the transistor dimension gradually approaches the fundamental
physical limit, the scaling of CMOS technology has slowed down. Moreover, traditional
constant field scaling, where all device dimensions as well as the supply voltage are reduced
by a factor of 1/S, can no longer be applied. In fact, voltage supplies have remained
approximately the same for several technology nodes and are expected to be approximately
the same in the future [2]. This implies that the power reduction as a result of implementing
a given design using an advanced technology node is expected to be more difficult to achieve,
1
Figure 1.1: Transistors per integrated circuit trends.
because of the quadratic relationship between supply voltage and power dissipation.
For digital circuits, the shrinkage in transistor dimension is beneficial for both delay
and power, since a smaller transistor implies less capacitance to be charged and discharged.
While this benefit is expected to continue with device shrinkage; interconnect along with
parasitic capacitance, on the other hand, has become the dominant factor in contributing
the capacitive load on chip and does not scale well with each technology node [3, 4]. In
other words, circuit designers are expected to observe less delay and power reduction
as they move to a new technology node. This also increases both the difficulties and the
effort for circuit designers to accurately evaluate and simulate the designs, as the simulation
result discrepancies between schematic and post-layout simulations, where interconnect and
parasitic capacitance are taken into consideration, have drastically increased. As CMOS
device continues to scale down, this problem is expected to become even more prominent,
and may result in a longer development time due to the increased complexity in design
validation.
Despite both the supply voltage reduction and device dimension shrinkage, the total
2
Figure 1.2: Intel CPU history trends [5].
power consumption of high-performance microprocessor remain approximately the same.
In order to constrain the power budget and power density within an acceptable level without
implementing expensive solutions such as liquid-cooling, the frequency scaling has stopped
in recent years (Fig. 1.2). Instead, modern high-performance processors have transformed
from high-speed, single-core structures to energy-efficient, many-core architectures to strive
for more performance enhancement utilizing parallelism.
3
1.1 Motivation
Energy-efficiency has become one of the most important figures-of-merit (FOM) for digital
circuits, primarily because of the continuous demands for longer battery life for portable
electronic devices such as smart phones. Furthermore, the recent explosive demands of
various processing-intensive tasks such as high-definition video streaming and decoding on
mobile phones have created the need for energy-efficient digital arithmetic circuits with-
out sacrificing the performance. In particular, digital arithmetic circuits such as adders
and comparators are extremely important. Addition has always been one of the most
commonly used arithmetic operations [6–9]. Binary comparator is one of the most funda-
mental components in digital systems with many applications such as the decoding of the
x86 instruction sets, the renaming of the register files in a superscalar system, and the num-
ber magnitude comparison in an arithmetic logic unit. When designing high-performance,
energy-efficient digital arithmetic circuits, the two most important design considerations
for digital circuit designers are the logic styles and the architectures. In this thesis, an
in-depth analysis and comparison of various logic styles and arithmetic architectures will
be discussed.
1.2 Outline
The rest of the thesis is organized in the following manner. Chapter 2 discusses the
operations of CMOS transistors, digital circuit design FOM, and various CMOS logic
families available for digital circuit designers. In Chapter 3, a constant-delay logic style is
proposed with analytical and simulation results in various applications to demonstrate its
performance advantage over existing designs. A 64-bit adder architecture with CD logic
is described and its silicon measurement results are presented in Chapter 4. Chapter 5
introduces a 64-bit binary comparator architecture and demonstrates its energy efficiency
over other comparator designs in three CMOS processes. An improved 64-bit comparator
with CD logic is also proposed with silicon results in a 65-nm CMOS process to reveal its
performance advantage. Finally, Chapter 6 concludes with future work that lies ahead in
this line of research.
4
Chapter 2
Background
2.1 Complementary Metal Oxide Semiconductor Tran-
sistors
Conventional CMOS technology contains two types of transistors, n-channel (nMOS) and
p-channel (pMOS), on the same silicon material. Both types of transistors are crucial for
digital circuit designers, especially in logic implementation, since nMOS and pMOS tran-
sistors are responsible for delivering logic “0” and “1”, respectively. The basic schematics
of nMOS and pMOS transistors are shown in Figure 2.1. nMOS and pMOS devices are
typically distinguished by two different types of representations. In the area of digital
design, pMOS transistor is often represented with a circle at its gate terminal (g) while
nMOS transistor does not have the circle. In terms of analog circuits, nMOS and pMOS
transistors are identified by an arrow pointing away and toward the gate terminal, respec-
tively, to indicate the direction of the current flow. Only the first method of representation
is adapted in the rest of the thesis, since this thesis is mainly focused on the digital logic
design. In the following section, detail descriptions of nMOS transistor’s behaviour under
different conditions are provided while pMOS transistor follows the same equations and
arguments.
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Figure 2.1: Schematic of (a) nMOS and (b) pMOS transistor.
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Figure 2.2: Cross-section of a nMOS device.
2.2 nMOS Transistor
A cross-section of an nMOS device on a silicon wafer is shown in Figure 2.2. Depending
on the gate to source (s) voltage difference (Vgs) and drain (d) to source voltage difference
(Vds), the transistor can work at three different regions, namely subthreshold, triode (linear)
and saturation regions.
2.2.1 Subthreshold Region
Subthreshold (weak-inversion) conduction takes place when Vgs is less than the threshold
voltage (Vt). In this region, the transistor is considered “off”, and the weak current con-
ducting in the transistor channel is typically considered as leakage current. However, in
recent years it has been demonstrated that circuit blocks operating in the subthreshold re-
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gion with a supply voltage scaled near or below Vt can achieve significant energy-efficiency
over super-threshold designs and are suitable for applications where delay performance is
not the primary concern [10, 11]. The current in this region can be approximated by the
following expression:
Id = Ise
VGS−Vt
nkT/q
(
1− e−
VDS
kT/q
)
(2.1)
where Is and n are empirical parameters with n typically in the range of 1 to 1.5, kT/q
is the thermal voltage and is equal to 26mV at 300K. Based on Equation 2.1, the sub-
threshold current is exponentially dependent on VGS. Moreover, if VDS is sufficiently large
(> 100mV), then e
VDS
kT/q can be neglected and the current is now independent of VDS. This
suggests that the transistor behaves like a current source, generating a constant current
which is entirely dependent on VGS.
2.2.2 Triode (Linear) Region
An nMOS transistor enters this region when VGS > Vt and VDS < VGS − Vt. The current
in this region can be approximated by the following expression:
Id = µnCox
W
L
[
(VGS − Vt)VDS − VDS
2
2
]
(2.2)
where µn is the charge-carrier effective mobility and Cox is the gate oxide capacitance per
unit area. µnCox is also known as the process transconductance and is often denoted as
k′n.
In this region the transistor is turned on and a channel has been created which allows
current to flow between the source and drain terminal. When VDS is small enough,
VDS
2
2
from Equation 2.2 can be neglected and the current is linearly proportional to VGS. Hence
the transistor behaves like a resistor in this region.
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2.2.3 Saturation Region
When VGS > Vt and VDS > VGS − Vt, the transistor is operating at the saturation region.
In this case, the current is no longer a linear function of VDS; instead, it now has a squared
dependency with respect to VGS. The current in this region can be described as:
Id =
µnCox
2
W
L
(VGS − Vt)2 (2.3)
Equation 2.3 suggests that the transistor in the saturation region behaves like a perfect
current source. The current flowing between source and drain terminal is constant regard-
less of the value of VDS and is only dependent on VGS. This simplified assumption is not
entirely correct since VDS modulates the current as well. A more accurate description of
the MOS transistor current in the saturation region then becomes:
Id =
µnCox
2
W
L
(VGS − Vt)2 (1 + λVDS) (2.4)
where λ is an empirical parameter called channel-length modulation.
As transistor’s channel length continues to shrink due to technology scaling, current
behaviours begin to deviate considerably from Equation 2.4 and new physical phenom-
ena, also known as short-channel effects, begin to influence transistor’s current behaviour.
Among all the short channel effects, the main culprit for this deviation is the velocity
saturation.
Velocity Saturation
Velocity saturation happens due to a high lateral electric field between source and drain
terminal. Consider the empirical Equation 2.5 which states that the average carrier drift
velocity is directly proportional to carrier mobility µ and electric field E, which is the
voltage difference between drain and source terminal (VDS) divided by the channel length
L.
νn = µE (2.5)
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This simplified assumption only holds at low electric field. At high lateral field strength,
the average carrier drift velocity does not follow this linear model but saturates at a
constant value due to carrier scattering. In this regard, increasing electric field, hence
the voltage difference between drain and source, no longer improves transistor’s current
output. Instead, the transistor’s current is saturated at IDSAT , and the current behaviour
is better approximated by the following expression:
Id = µnCox
W
L
[
(VGS − Vt)VDSAT − VDSAT
2
2
]
(1 + λVDS) (2.6)
where VDSAT is the velocity saturation voltage. Equation 2.5 and 2.6 lead to three obser-
vations:
• Velocity saturation is more prominent in short-channel devices because at shorter
channel length L, lower VDS is required before the carrier drift velocity vn saturates.
• Shorter channel devices therefore experience an extended saturation region, and tend
to operate more in saturation conditions.
• The saturation current IDSAT is linearly dependent on the gate to source voltage VGS
in the velocity saturation region instead of the squared dependence in the original
saturation current expression. This reduces the amount of current a transistor can
deliver for a given VGS.
2.3 Digital Design Performance Merits
2.3.1 Delay
The delay determines how fast, hence the operating frequency, a particular digital circuit
can respond when an input changes and is one of the most important performance merits for
digital circuit designers. The delay metric can be further defined as the propagation delay,
tp, and is measured between the 50% transition points of the input and output waveforms,
as shown in Figure 2.3. tpHL defines the response time of a system for a high (input) to low
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Figure 2.3: Definition of propagation delay and rise and fall time.
(output) transition while tpLH refers to a low to high transition. The propagation delay tp
is defined as the average of the two and is expressed as:
tp =
tpLH + tpHL
2
(2.7)
In addition, the propagation delay is also a function of the slopes of the input and
output signals, as shown in Figure 2.3. Therefore, two more FOMs, namely the rise and
fall time, tr and tf , respectively, are introduced to measure the transition time between
10% and 90% of the rise and fall waveforms, respectively.
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2.3.2 Dynamic Power Dissipation
Another important performance metric for digital system is the power consumption. Power
consumption measures how much power a particular digital circuit needs to consume to
perform an operation. The power consumption of MOS transistors can be further catego-
rized as dynamic and static (leakage) power consumption.
Dynamic power consumption is defined as the energy a transistor requires to charge a
capacitor. For instance, each time a capacitor is charged through the pMOS transistor, its
voltage rises from GND to VDD and a certain amount of energy is drawn from the power
supply. The amount of energy Esupply taken from the supply during this transition can be
derived by integrating the instantaneous power over the period of transition:
Esupply =
∫ ∞
0
iV DD(t)VDD dt = VDD
∫ ∞
0
CL
dvout
dt
dt = CLVDD
∫ VDD
0
dvout = CLVDD
2
(2.8)
while the amount of energy EC stored on the capacitor at the end of the transition is
EC =
∫ ∞
0
i(t)Vout dt =
∫ ∞
0
CL
dvout
dt
vout dt = CL
∫ VDD
0
vout dvout =
CLVDD
2
2
(2.9)
where EC is the amount of energy stored in the capacitor at the end of the transition
and CL is the load capacitor. Equation 2.8 and 2.9 suggest that only half of the energy
supplied by the power source is stored in CL, while the other half has been dissipated by
the transistor, regardless of the transistor dimension. Also, EC has a squared dependency
on the supply voltage VDD, hence reducing the supply voltage is the most effective way to
decrease the dynamic energy consumption.
The capacitor charging event only takes place when the device is switched. In order to
compute the dynamic power consumption, it is necessary to take into account how often
the device is switched. Denotes the number of times a device is switched per second as
fswitch, then the dynamic power consumption is given by:
Pdynamic = CLVDD
2fswitch (2.10)
11
Since Pdynamic is linearly proportional to fswitch, increasing the fswitch leads to a higher
dynamic power consumption. In addition, as explained in the following section, circuit
style, such as dynamic logic, suffers from higher Pdynamic due to higher data activity (fswitch)
compared to static logic.
2.3.3 Static Power Dissipation (Leakage)
The other major source of power consumption is the static power dissipation and is ex-
pressed by the following relation:
Pstatic = IstaticVDD = IleakageVDD (2.11)
where Ileakage is the leakage current (subthreshold current) that flows between the sup-
ply rails when the device is not switching (turned off) and can be approximated by the
subthreshold current expression shown in Equation 2.1. In larger CMOS manufacturing
processes such as 0.25µm static power dissipation is not a major concern because dynamic
power dissipation dominates the overall energy consumption. However, as technology scales
down to nano-scale, the thin oxide thickness (for aggressive nanometer CMOS process, the
thickness can be as thin as only few hydrogen molecules) along with other short channel
effects significantly increases the leakage.
2.4 Logic Implementations: Circuit Families
2.4.1 Static Logic
Static logic is the most widely used logic style in CMOS technology and its basic structure
is shown in Figure 2.4. It consists of a nMOS pull-down network (PDN) and a pMOS
pull-up network (PUN). The primary advantages of static logic are robustness, low power
dissipation especially at low data activity factor, and adequate performance with no static
power dissipation. Its most distinct characteristic is that at any given time, the gate output
is connected to either VDD or GND via a low-resistance path. While this unique feature
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Figure 2.4: Static logic as a combination of a pull up and down network.
ensures static logic’s robustness, it is also a major drawback since static CMOS requires
both nMOS and pMOS transistors on each input. During a falling output transition, pMOS
transistors do not contribute to the pull-down transition current but only add significant
capacitance. Hence, static CMOS has a relatively large logical effort and area penalty
and is slow when implementing complicated logic expression such as 4-input XOR. The
schematic of a two-input static NAND and NOR gate is shown in Figure 2.5. For the
two-input NAND gate, Out is connected to VDD when either A or B is logic “0” and is
only connected to GND when both A and B are at logic “1”. On the other hand, Out is
connected to VDD only when both A and B are logic “0” and is connected to GND for
the rest of the time in a two-input NOR gate. At every point in time, Out is not floating
and is computed as the value of the Boolean function implemented by the PDN and PUN.
The PDN and PUN are implemented using nMOS and pMOS devices because they can
pass strong logic “0” and “1” respectively. pMOS devices are typically sized up two times
larger than nMOS devices to provide equal rise and fall delay due to lower hole mobility.
Therefore, pMOS transistors have to be up sized four times larger than nMOS transistors
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to achieve equivalent rise and fall delay in the case of a two-input NOR gate. The up-sized
pMOS transistors contribute additional capacitance for both transitions, while only helping
the rise delay. Therefore, pMOS devices become the area bottleneck for static CMOS logic
style when implementing NOR gate (pMOS devices in series). Furthermore, the up-sizing
technique provides diminished rising delay improvement due to self-loading effect, since
the additional drain capacitance introduced by up-sizing gradually offsets the performance
enhancement contributed by higher pull-up current.
1
1A
B
A B1 1
Out = AB
(a)
0.5B
A
B
Out = A+B
2
2
0.5A
(b)
Figure 2.5: Schematic of a two-input static (a) NAND gate and (b) NOR gate.
2.4.2 Pass Transistor Logic
In the previous section, static CMOS logic is described where the logic inputs are only
applied to the gate terminals of the transistors. In this section, another conventional logic
style is introduced where inputs are also applied to the source/drain diffusion terminals of
the transistors to reduce area and power while not sacrificing performance. This type of
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Figure 2.6: Schematic of a two-input pass transistor (a) NAND gate and (b) NOR gate.
logic style is called pass transistor logic (PTL). Figure 2.6 depicts the schematic of a two-
input pass transistor NAND and NOR gate. Compared to static logic, fewer transistors
(hence lower capacitance) are required to implement the same function. For instance,
the implementation of static NAND gate requires four transistors while PTL NAND gate
only requires two transistors. Nevertheless, PTL requires complementary signals which
are often generated using additional inverters in a single-ended system. This introduces
additional hardware overhead and compromises the area advantage. In realistic designs
the complementary signals are often shared among several pass transistor gates, hence the
additional area overhead can be minimal, depending on the type of application.
The output of PTL should be protected by an inverter (buffer) before driving the next
stage load. In other words, PTL logic cannot be cascaded by connecting the output of a
PTL to the gate input of another PTL. This is because nMOS transistor can only deliver
a weak logic “1” (V DD − Vth). Consider a pass transistor schematic as shown in Figure
2.7, where signal A, B and C all come from other pass transistor gates directly without
protective inverters. If all signals are logic “1”, then the maximum voltage at both X and
Out will be V DD − 2Vth, since both A and B only have a maximum voltage swing of
V DD − Vth. Hence in real practice an inverter is always inserted at the output of every
PTL before driving the next stage logic.
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Figure 2.7: Multiple threshold voltage drops at the output of a pass transistor gate.
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Figure 2.8: Schematic of a two-input pass transistor AND gate.
However, the addition of a protective inverter at the output of PTL causes direct power
dissipation because the inverter’s pMOS transistor is not completely turned off. Consider
a two-input pass transistor AND gate with an inverter at the output, as shown in Figure
2.8. When A is at logic “0” and B at is logic “1”, X is charged up to VDD - Vth and Out
is discharged to GND through the inverter’s nMOS transistor. While PTL successfully
evaluates in this case, the gate to source voltage (Vgs) of the inverter’s pMOS transistor is
equal to Vth instead of zero. In this regard, the pMOS transistor is not completely off, and
a direct current path exists.
A common solution to the voltage drop problem is the use of a level restorer. Figure
2.9 illustrates the schematic of a two-input AND gate with a feedback level restorer circuit.
The single pMOS transistor’s gate is connected to the output of the inverter and the drain
terminal is connected to the input of the inverter. Consider the situation where A is at logic
“0” and B is at logic “1”. X is initially charged up to VDD - Vth and Out is discharged
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Figure 2.9: Schematic of a two-input pass transistor AND gate with feedback level restorer.
to GND. Once Out is at GND, the level restorer pMOS transistor turns on, continues to
charge up X to full VDD, and eliminates the problematic static current path. Furthermore,
no direct current path can exist through the level restorer and the pass transistor logic,
since the pMOS transistor is only active when Out is low, which implies that X must be
at logic “1”.
While this solution mitigates the problem of static power dissipation, it contributes ad-
ditional capacitance, adds layout complexity, and most importantly, makes pass transistor
logic a ratioed logic. When X is to make a logic “1” to “0” transition, the nMOS pull
down path now has to fight against the pMOS level restorer because initially the restorer
is on. Therefore, the nMOS pull-down path must be stronger than the restorer and careful
transistor sizing is necessary in order to make the circuit function properly.
2.4.3 Transmission Gate Logic
Another widely used solution to mitigate the threshold voltage drop problem associated
with pass transistor logic is the use of transmission gates (TG). In a TG design, a pMOS
device is often placed in parallel with a nMOS device to deliver both strong logic “1” and
“0”. The schematic of a TG multiplexer is shown in Figure 2.10. This configuration does
not have Vth drop problem because the parallel pMOS device provides full voltage swing,
at the expense of additional transistors and control signals. If transmission gates are used,
it is a common practice to size both pMOS and nMOS transistors approximately the same
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Figure 2.10: Schematic of a transmission gate based multiplexer.
width rather than using a double-width pMOS to nMOS size ratio. This is because both
transistors are passing the signal in parallel, and the primary objective of the pMOS device
is to provide a full voltage swing.
2.4.4 Dynamic & Compound Domino Logic
The invention of the dynamic logic in the 1980s is one of the answers to the request of ever
increasing IC operating speed as it allows designers to implement high-performance circuit
block, i.e., arithmetic logic unit (ALU), at an operating frequency that the traditional
static and pass-transistor CMOS logic styles are difficult to achieve [12]. A generalized
schematic of a dynamic gate with footer CLK transistor is shown in Figure 2.11. The
operation of dynamic logic is as follows: When CLK is low (precharge period), transistor
M1 is on, and nMOS PDN is off because M2 is off. X is charged to VDD by transistor
M1 and Out is maintained at GND. Dynamic logic enters evaluation period when CLK
rises to high. In this case, depending on the input patterns two possible scenarios can
take place. If nMOS PDN is off, X will be floating because both M1 and PDN are off.
Therefore, a small pMOS keeper (M3) is required to fight against the leakage and to help
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Figure 2.11: Dynamic logic with a footer transistor.
maintaining the voltage at node X to be VDD. On the other hand, if nMOS PDN is on,
then X discharges to GND and Out is charged up to VDD via the inverter. Dynamic logic
does not have the problem of static power dissipation because when X is at GND (Out is
at VDD), pMOS keeper M3 is guaranteed to be off. When Out is discharged, it cannot
be charged again until the next precharge period begins. Thus the inputs to the gate of
nMOS PDN can make at most one transition during evaluation. In summary, the unique
characteristics of dynamic logic are:
• The logic function is implemented with nMOS transistors only.
• The number of transistors for complicated logic expression implemented with dy-
namic logic is substantially lower than the static case.
• Dynamic logic has faster switching speed because fewer number of transistors (espe-
cially without any pMOS logic transistors) contributes to less load capacitance.
• It only consumes dynamic power since no static current path ever exists between
VDD and GND. However, the overall power consumption can be significantly higher
than the static design because of the higher switching activity.
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The performance enhancement comes with several costs however, including reduced
noise margin, charge-sharing noise, and higher power dissipation due to a higher data
activity. In a traditional dynamic logic, an output inverter is required between dynamic
logics to satisfy the data monotonicity requirement and to ensure proper logic evaluation
[13]. This not only increases the overall delay but also the power consumption as well. Two
variations of the dynamic logic have been proposed to mitigate this problem. NP domino, or
also known as NORA domino [14] [15], replaces this inverter with pre-discharged dynamic
gates using pMOS logic [16]. However, NORA is extremely susceptible to noise and has
not been used extensively. Zipper domino [17] attempts to achieve the same objective by
a slightly different implementation, but is widespread in the VLSI industry [16], [18].
Furthermore, dynamic logic has gradually lost its performance advantage over static
logic due to the increased self-loading ratio in deep-submicron technology (65-nm and
below) because of the additional nMOS CLK footer transistor (Figure 2.11). This phe-
nomenon has been demonstrated in [19], which concludes that at processes such as 180nm
and 130nm, the optimal adder architecture is radix-4 (5 transistors in series, including the
footer transistor); however, radix-2 (3 transistors in series, including the footer transis-
tor) configuration becomes optimal at 65-nm technology and beyond because the increased
self-loading ratio has made radix-4 architecture slower than radix-2, even though radix-2
configuration requires more number of stages to complete the addition.
Compound domino logic (CDL) where dynamic and static CMOS gates alternating
between each other mitigates the two aforementioned problems and has become the most
popular logic style in high-performance circuit block, i.e., 64-bit adder in modern central
processing unit (CPU) [20] [21] [22] [23]. In this design, the output inverter is replaced
with a more complex inverting static CMOS gates (Figure 2.12), i.e., NAND or NOR, such
that the monotonicity requirement is satisfied while conducting complex logic operations
without wasting the one inverter delay [24]. Moreover, all the dynamic stages except the
first stage can be footless (the footer transistor is eliminated) in CDL, thus reduce the total
stack height by one. However, this implementation comes at the expense of increased power
consumption due to the direct path current from VDD to GND during the precharge period
[16]. While CDL offers higher performance and reduced power consumption over pure static
and dynamic logic style, respectively [25], its noise margin is significantly degraded as in a
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Figure 2.12: Dynamic logic vs. compound domino logic.
CDL design, the output of dynamic logic without any buffer is required to drive the next
stage via a long interconnect and with other signal wires running in parallel. The crosstalk
of the adjacent wire can potentially flip the state of the dynamic logic, and results in false
logic evaluation [19]. As a result, extra distance among wires running in parallel has to be
enforced in laying out such a design at the expense of increased total wire length. In the
extreme case, power rails are placed in between adjacent wires to eliminate the crosstalk
problem. This technique nevertheless, causes significant performance degradation and
increased power consumption as a result of increased parasitic capacitance.
2.5 Conclusion
This section discussed the evolution of integrated circuits as well as its theory of operation
and various FOMs including delay, dynamic and static power consumption. In addition,
various logic styles are introduced and their advantages and disadvantages are analyzed.
For a robust design, static logic is often the preferred choice. If higher performance is
desired, circuit designers may choose dynamic logic or compound domino logic at the cost
of power consumption.
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Chapter 3
Constant Delay Logic
3.1 Introduction
Significant research effort has been dedicated to explore new logic styles that go beyond
dynamic domino logic and CDL. In particular, source-coupled logic (SCL) [26] has shown
superior performance that is difficult to achieve using any other logic style. However,
it suffers from high power dissipation due to constant current draw and its differential
nature requires complementary signals. Pseudo-nMOS logic, which uses a single pMOS
transistor as a pull-up device, provides high speed and low transistor count at the expense
of high static power consumption as well as reduced output voltage swing [27,28]. Output
prediction logic (OPL) [29, 30] has also shown superior performance in high speed adders
[31]. Nevertheless, OPL requires the generation and distribution of multi-phase clock
signals with small timing separations and low skews, which is difficult to achieve. While
numerous high speed logic styles have been proposed, dynamic and CDL still remain the
most attractive choices when performance is the primary concern.
In recent years, a new logic family, known as feedthrough-type logic (FTL) [32] [33],
has been proposed and demonstrated its high performance capability. Consider dynamic
domino logic (Fig. 3.1(a)); the critical path consists of nMOS logic transistors. In FTL,
however, the role of the clock and logic transistors are interchanged (Fig. 3.1(b)) and the
22
CLK
CLK
PDN
IN
Out
M1
M2
M3
X
(a)
CLK
NMOS 
Pull Down 
Network
Out
CLK
M1
M2
IN
(b)
Figure 3.1: Schematic of (a) dynamic domino logic with a footer transistor and (b)
feedthrough logic (FTL).
clock transistor is now the critical path. Its basic operation is as follows: when CLK is
high, the predischarge period begins and Out is pulled down to GND through M2. When
CLK becomes low, M1 is on, M2 is off and the gate enters the evaluation period. If inputs
(IN) are logic “1”, Out enters the contention mode where M1 and transistors in the nMOS
pull down network (PDN) are conducting current simultaneously. If PDN is off, then the
output quickly rises to logic “1”. In this case, FTL’s critical path is always a single pMOS
transistor.
Despite its performance advantage, FTL suffers from reduced noise margin, excess
direct path current, and non-zero nominal low output voltage which are all caused by
the contention between M1 and nMOS PDN during the evaluation period. Furthermore,
cascading multiple FTL stages together to perform complicated logic evaluations is not
practical. Consider a chain of inverters implemented in FTL are cascaded together and
driven by the same clock, as shown in Fig. 3.2. When CLK is low, M1 of every stage
turns on, and the output of every stage begins to rise. This will result in false logic
evaluation at even number (i.e., 2, 4, 6, etc) stages since initially there is no contention
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Figure 3.2: Simulated unwanted glitch at different logic depth in a chain of inverters with
FTL implementation.
between M1 and nMOS PDN because all inputs to nMOS transistors are reset to logic “0”
during the reset period. The first generation of FTL exhibits many shortcomings including
excessive power dissipation and reduced noise margin. To mitigate these problems, we
propose a new high-performance logic style that we call constant-delay (CD) logic. CD
logic provides a local window technique and a self-reset circuit that enables robust logic
operation with minimized power consumption while maintaining FTL’s speed advantage.
The most distinct characteristic of CD logic from previously proposed logic styles is that the
delay is, to a first-order approximation, not affected by the logic expression1. Unlike SCL,
CD logic does not require complementary signals and can be easily integrated with static
and dynamic domino logics. Also, CD logic does not have the problem of constant static
power dissipation similar to pseudo-nMOS. Furthermore, the clock timing requirement of
CD logic is not as stringent as OPL. CD logic can achieve robust operation with optimal
performance as long as CLK signal arrives earlier than the input signals. This thesis will
demonstrate that CD logic has the potential to 1) outperform other logic styles with better
energy-efficiency, and is particularly suitable for high-performance digital blocks; and 2)
CD logic is robust under extreme process, voltage, and temperature (PVT) variations.
1The delay of CD logic is still a function of logic expression when all effects are considered, since a more
complicated logic expression implies a larger capacitive load.
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3.2 CD Logic Operation
The proposed CD logic’s schematic is shown in Fig. 3.3. Timing block (TB) creates an
adjustable window period to reduce the static power dissipation. Logic Block (LB) helps
to reduce the amplitude of unwanted glitch and also makes cascading CD logic feasible.
Fig. 3.4 depicts the CD logic’s timing diagram and flow chart. Without loss of generality
it is assumed that IN signals come from dynamic domino logic gates. When φCD is high,
CD logic pre-discharges both X and Y to GND. When φCD is low, CD logic enters the
evaluation period and three scenarios, namely the contention mode, C-Q delay mode, and
D-Q delay mode, where Q refers to OUT , can take place. The contention mode happens
when φCD is low while IN remain at logic “1”. In this case, X is at a non-zero voltage
level which causes OUT to experience a temporary glitch. The duration of this glitch is
determined by the local window width, which is defined as the 50% point of the φCD falling
edge to the 50% point of the Y rising edge. C-Q delay mode takes place when IN make a
transition from high to low before φCD becomes low. When φCD becomes low, X rises to
25
ɸCD is low, evaluation period 
begins
PDN is on ?
(IN = “1”)
Yes, direct path current between 
PMOS and PDN
X rises to a non-zero voltage 
level, Out experiences a 
temporary glitch
C-Q Delay Mode
No X rises to logic “1”, Out 
discharges to GND
Predischarge period
X rises to logic “1”, Out 
discharges to GND
Contention Mode
  PDN is on for the entire 
evaluation period ?
Yes, remain in contention mode
Y = logic “1” (window closes), 
eliminates temporary glitch
No, inputs transit to “0” 
while window is still 
transparent (Y = 0)
D-Q Delay Mode
Contention Mode exists 
for the entire evaluation 
period
*All inputs are initially at logic “1”, 
and conditionally transit to “0” 
prior or during the evaluation 
period
ɸCD is high. X is predischarged to GND and 
Out is precharged to VDD
D-Q DelayC-Q DelayWindow Width
ɸCD 
ɸCD_d 
IN
X
Y
Out
Pre-evaluated
Contention
Temporary 
Glitch
Figure 3.4: Timing diagram and flow chart of the proposed CD logic.
logic “1” and Y remains at logic “0” for the entire evaluation cycle. The delay is measured
by the falling edge of both φCD and OUT , hence the name C-Q delay. D-Q delay utilizes
the pre-evaluated characteristic of CD logic to enable high-performance operation. In this
mode, φCD falls from high to low before IN transit; hence X initially rises to a non-zero
voltage level. As soon as IN become logic “0”, while Y is still low, then X quickly rises
to logic “1”. A race condition exists in this case between X and Y . If φCD d rises much
earlier than X, Y will go to logic “1”, turn off M1, and result in a false logic evaluation.
If φCD d rises slightly slower than X, then Y will initially rise (thus slightly turns off M1 )
but eventually settle back to logic “0”. CD logic can still perform correct logic operation in
this case; however, its performance is degraded because of M1’s reduced current drivability.
This metastability phenomena is similar to the flip-flop setup time violation, which may
result in a false logic evaluation. Therefore, it is important to maintain a sufficient window
width under PVT variations. Table 3.1 presents a summary of CD logic’s operations.
Compared to FTL, where the contention lasts for the entire evaluation period, TB
effectively reduces CD logic’s power consumption during the contention mode. The power,
hence the energy saving, is primarily contributed by the cut off of the pMOS transistor to
eliminate the direct path current. The normalized energy saving of the proposed window
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Table 3.1: Summary of CD logic’s operation.
Mode Scenario Operation
Predischarge CLK is high X and Out are predischarged and
precharged to GND and VDD,
respectively.
Contention IN = “1” for the entire evaluation
period.
Direct path current flows from pMOS to
PDN. X rises to a non-zero voltage level
and Out experiences a temporary glitch.
C-Q Delay IN goes to “0” before CLK transits
to low.
X rises to logic “1” and Out is discharged
to VDD. Delay is measured from CLK to
Out.
D-Q Delay IN goes to “0” after CLK transits
to low (while window is still open,
i.e., Y is still “0”).
X initially enters contention mode and
later rises to logic “1”. Delay is measured
from IN to Out.
technique compared to the original feedthrough logic, where the contention lasts for the
entire evaluation period, can be modeled as:
Esaving ≈ VDDIcontention tperiod − twindow width
tperiod
(3.1)
where Icontention is the contention current between the pMOS transistors and nMOS PDN,
tperiod denotes the evaluation period, and twindow width is the duration of the window. As
depicted in Fig. 3.3, twindow width is determined by the propagation delay of φCD to Y
through three inverters and 2 pMOS transistors and can be approximated as:
twindow width ≈ 0.69(R1C1 +R2C2 +R3C3 +R4CY ) (3.2)
where R1, R2 and R3 denote the equivalent resistance of the pMOS and nMOS transistors in
the first, second, and third inverter, respectively, R4 is the equivalent resistance of M3 and
M4, and C1, C2, C3, CY represent the lump capacitance at nodes 1, 2, 3 and Y , respectively.
In particular, the resistance can be modeled as [34]:
R ≈ 3
4
VDD
IDSAT
(
1− 5
6
λVDD
)
(3.3)
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where IDSAT is the transistor’ current in the velocity saturation region and λ is the channel-
length modulation coefficient. From Equation 3.2, the window width is determined by four
pMOS and one nMOS transistors. In the presence of global process variations, such a
pMOS-dominant configuration will provide extended design margins to counter the unde-
sirable Vt shift and to improve CD logic’s reliability. Consider the case where all the pMOS
transistors’ threshold voltages (Vt) are shifted upwards, CD logic’s delay will increase due
to M1 and M2’s lower driving strength, while window width will also be stretched due
to the same reason. Therefore, additional timing margin is available for CD logic during
the evaluation period, and the likelihood of false logic evaluation is reduced. Similarly, if
pMOS’s Vt is reduced, the negative effect of shorter timing margin is compensated by M1
and M2’s higher sinking current. Another advantage of CD logic is that the internal node
(X ) is always connected to either VDD or GND, thus making the robustness of CD logic
comparable to static logic, except during the contention mode.
CD logic eliminates the problem of false logic evaluation associated with cascaded FTL.
Consider a cascaded CD logic system, the inputs to nMOS PDN are always at logic “1”
when first entering the evaluation period, because X and Out are always predischarged
and precharged to logic “0” and “1”, respectively. Therefore, when φCD is low, CD gates
will always first enter the contention mode and conditionally make a low-to-high transition
depending on the inputs. This is not the case for the first-stage CD gate, however, as there
is no guarantee that the inputs will always be at logic “1”. In other words, designers need
to ensure that the input signals to the first CD gate arrive earlier than the clock signal,
i.e., operate in C-Q delay mode only.
3.3 CD Logic Design Considerations
3.3.1 CD Logic Transistor Sizing
The sizing of INV1-3 and M3-M6 in Fig. 3.3 are all close to the minimum size so that
they do not create a huge area burden (e.g., less than 20% in a two-input AND gate). The
length of INV1-3 can be altered to provide the required timing window duration based
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on designer’s choices. In the presence of aggravated process variation, INV1-3 can be
further upsized with careful layout techniques to reduce the degree of process variation.
To minimize the area overhead, only the transistors responsible for creating the window
duration during the evaluation period in INV1-3 need to be upsized, while the non-critical
transistors can remain close to the minimum size. M0 and M1 should also be properly
sized such that the output’s glitch is within an acceptable level.
CD Logic v.s. pseudo-nMOS
Both pseudo-nMOS and CD logic are ratioed circuits which rely on the correct pMOS-to-
nMOS strength ratio to perform correct logic operations. The operations of pseudo-nMOS
is similar to that of static CMOS logic gates where both type of transitions are possible.
Therefore, pMOS transistor width is often selected to be about 1/4 the strength of the
nMOS PDN as a compromise between noise margin and speed in pseudo-nMOS [16]. On
the other hand, CD logic always discharges X to GND when φCD(CLK) is high; therefore,
CD logic can be optimized for low-to-high transition speed only. Hence, pMOS clock
transistors in CD logic can be up-sized larger to provide more speedup, as long as the
output glitch is maintained at an acceptable level. Furthermore, pseudo-nMOS has a
constant static power dissipation when its nMOS PDN is on. For CD logic, the static
power dissipation occurs only during the contention mode.
3.3.2 Output Glitch
Fig. 3.5 depicts a simplified schematic of CD logic during the contention mode, where
both transistors P1 and N1 are on simultaneously and induce a glitch voltage ∆V1 which
in turn generates another smaller glitch, ∆V2. By design, ∆V1 should be small (i.e., less
than Vt). Hence, P1 operates in the velocity saturation region while N1 is in the linear
region. The current equation is given as:
µpCox
Wp1
Lp1
[
(Vgsp1 − Vtp)Vdsatp − (Vdsatp)
2
2
]
= µnCox
Wn1
Ln1
[
(Vgsn1 − Vtn)Vdsn1 − (Vdsn1)
2
2
]
(3.4)
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Figure 3.5: A simplified schematic of CD logic during contention mode.
where µp and µn are the hole and electron mobility of pMOS and nMOS transistors re-
spectively, Cox is the oxide capacitance, W and L are the transistor width and length
respectively, Vgs and Vds are the transistor gate-to-source and drain-to-source voltages re-
spectively, and Vdsatp is the velocity saturation voltage of P1. Rearranging Eq. 3.4 and
assuming Ln1 = Lp1 gives
∆V1 = Vgsn1 − Vtn −
√
(Vgsn1 − Vtn)2 −
2
(
(VDD − Vtp)Vdsatp − V 2dsatp/2
)
(µnWn1)/(µpWp1)
(3.5)
By Taylor expansion, the square root term can be approximated to first-order as:
√
N2 + d = N +
d
2N
− d
2
8N3
+
d3
16N5
· · · ≈ N + d
2N
(3.6)
Hence Equation 3.5 can be approximated as:
∆V1 ≈
(VDD − Vtp)Vdsatp − V 2dsatp/2
(µnWn1) (Vgsn1 − Vtn) /(µpWp1) . (3.7)
∆V2 can also be found through a similar approach. Consider Fig. 3.5 again, transistor N2
operates in the subthreshold region while P2 is working in the linear mode. Equating the
two current equations yields:
Wn2
Ln2
Ite
Vgsn2−Vtn
ηVT
(
1− e
−Vdsn2
VT
)
= µpCox
Wp2
Lp2
[
(Vgsp2 − Vtp)Vdsp2 − (Vdsp2)
2
2
]
(3.8)
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where [35], [36]
It = µoCox(VT )
2e1.8, η = 1 +
3Tox
Wdm
, VT =
KT
q
(3.9)
where µo is the zero bias mobility, η is the subthreshold swing coefficient, Wdm is the
maximum depletion layer width, VT is the thermal voltage, K is the Boltzman constant, T
is the temperature in Kelvin, and q is the electron charge. In the case of nMOS transistors,
µo is simply µn. Rearranging Equation 3.8 and assuming Ln2 = Lp2 gives:
Wn2Ite
∆V1−Vtn
ηVT
µpCoxWp2
= (VDD −∆V1 − Vtp) ∆V2 − (∆V2)
2
2
(3.10)
where e
−Vdsn2
VT ≈ 0 since (VDD −∆V2) >> VT . Solving ∆V2 then yields:
∆V2 = VDD −∆V1 − Vtp −
√
(VDD −∆V1 − Vtp)2 − Ae
∆V1−Vtn
ηVT (3.11)
A =
2Wn2It
µpCoxWp2
(3.12)
Apply Taylor expansion,
∆V2 ≈ VDD −∆V1 − Vtp −
(
(VDD −∆V1 − Vtp)− Ae
∆V1−Vtn
ηVT
2 (VDD −∆V1 − Vtp)
)
(3.13)
Finally,
∆V2 ≈ Ae
∆V1−Vtn
ηVT
2 (VDD −∆V1 − Vtp) (3.14)
Equation 3.7 and 3.14 provide several first-order design insights for CD logic. For a
given ∆V1, designers can quickly estimate the required Wp1 to Wn1 ratio. Moreover, ∆V1
is linearly proportional to the shift of Vt and transistor width in the presence of process
variations. When ∆V1 is sufficiently small, ∆V2 is approximately zero. As ∆V1 increases,
both numerator and denominator in Equation 3.14 contribute to ∆V2’s exponential in-
crease. In a multi-stage CD logic circuitry, ∆V1 of each stage will slowly increase, due
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Figure 3.7: Temporary glitch mean and standard deviation at the output of 3-input CD
AND and OR gate vs. temperature in a Monte-Carlo simulation with 7500 iterations.
to the reduced Vgs of N1 as a result of ∆V2 from the preceding stage. This phenomena
is demonstrated in Fig. 3.6, where the glitch level aggravates as it traverses through a
series of 2-input AND gate implemented with CD logic. Equation 3.14 also suggests that
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∆V2 is a strong function of temperature, which is also demonstrated in Fig. 3.7. Fig. 3.7
illustrates the mean and three standard deviation (σ) of the temporary glitch at the output
of a 3-input CD AND and OR gate vs. temperature. The mean and σ are calculated from
a Monte-Carlo simulation with 7500 iterations. As the temperature increases from 20◦C
to 120◦C, the 3σ glitch level of a 3-input AND gate raises from 55mV to approximately
140mV. Therefore, designers who wish to employ CD logic need to enforce more stringent
design guidelines in order to sustain the system’s reliability, i.e. simulate the circuits under
extreme temperature and corner conditions.
3.3.3 Power Consumption
Data activity measures how frequently signals toggle and is defined as
data activity =
# of signal transitions
# of signals×# of clock cycles (3.15)
Static logic has an empirical α of 0.1∼ 0.2 [16] and dynamic domino logic has an activity
factor of 0.5. While CD logic’s α is also 0.5, it always consumes power when it enters the
evaluation period. During the evaluation period, CD logic always dissipates power via
either dynamic power dissipation (X goes to VDD and Out is discharged to GND) or
direct path current (contention mode)). While CD logic consumes more power, CD logic
may still be an attractive choice in a high-performance, full-custom design because 1) CD
logic is only intended to replace the critical path and 2) power management techniques such
as clock gating [37] [38], where the clock connection to idle module is turned off (gated),
will significantly reduce CD logic’s dynamic power consumption.
3.3.4 CD Logic Family
CD logic’s LB (Fig. 3.3) can be modified such that the inverter is replaced by a static
gate to achieve even higher performance, since the inverter delay is not wasted. Such a
variation will be referred to as compound CD logic (CCD) in this thesis, analogous to
the case of CDL of the dynamic domino logic. Another family of CD logic was proposed
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in [39], where the output inverter is replaced by a dynamic domino logic. In other words,
CD logic is domino compatible. The analysis in [39] shows that a 64-bit parallel-prefix
adder employing this type of logic is superior than CDL-based counterpart; however, it
requires additional design considerations due to the degraded noise margin.
3.4 CD Logic Characterization
Unless otherwise specified, all simulation runs in this section are done in schematic level
(transistor netlists) with extracted parasitic capacitance in the Cadence design environment
using a 65-nm CMOS technology. All CD logic gates are designed such that the worst case
glitch level under 6σ deviation with nominal VDD (1 V) is less than 300 mV at 110◦C. A
300 mV constraint is set based on the Vt (approximately 320 mV) of the chosen technology
to ensure that no false logic evaluation will occur. The measured power consumption
includes clock trees and data buffers, which are both sized to drive a Fanout-of-4 (FO4)
load. The outputs of all the logic gates are driving an identical 20fF load. The window
duration (width) is defined as the 50% point of the falling edge of φCD to the 50% point
of the rising edge of node Y. The delay is measured at the 50% switching point of either
φCD or data to the 50% switching point of the latest output.
All logic transistors have a 1µm effective nMOS width. For CD logic, the pMOS
CLK transistors’ width is 2.4µm. The transistor sizings are optimized primarily for delay,
because the main objective of this section is to explore CD logic’s performance advantage.
The clock and data frequencies are set to 2 GHz.
3.4.1 Noise Margin vs. Window Width
Noise margin is defined as the dc-noise level at the input that generates a false logic
evaluation at the output of the same gate in this thesis and can be computed based on the
following formula:
Noise Margin = |Voriginal − Vnoise| (3.16)
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Figure 3.8: Simulated logic “1” and “0” noise margin vs. window duration for a 3-input
AND gate and OR gate.
where Voriginal is the expected voltage level without any input noise interference and Vnoise
is the input dc-noise voltage that causes the false logic evaluation. For CD logic, two types
of noise margin are defined: Logic “1” and “0” noise margin. Logic “1” noise margin refers
to the input dc-noise level that causes CD logic to fail to remain in the contention mode. If
the voltage of IN (Vin, Fig. 3.3) which is supposed to be at full VDD, is now degraded due
to noise, then the glitch level at X may be too high such that Out is falsely discharged. In
this case, the noise margin can be calculated as 1V −Vin. Similarly, logic “0” noise margin
refers to the input dc-noise level that causes CD logic to fail evaluating. If an input, which
is supposed to be at GND, is now much higher due to noise, the contention between pMOS
transistors and nMOS PDN will cause X to settle at an intermediate voltage instead of
VDD. When φCD d rises to VDD (window closes), Y will also be charged up through M3
and M4, since M3 is on and M4 is partially on because X is not at VDD. If the voltage
level at X is too low, then Y will be charged to VDD through positive feedback and X
will be discharged to GND through M7 which is driven by the noise source.
Fig. 3.8 shows the simulated worst case logic “1” and “0” noise margin of a 3-input
AND gate and OR gate implemented with CD and dynamic domino logic. CD logic’s logic
“0” noise margin is always much higher than the logic “1” noise margin, suggesting that
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CD logic is more robust during the C-Q delay and the D-Q delay than the contention
mode. Moreover, as window width becomes longer, logic “0” noise margin improves while
logic “1” noise margin degrades for both logic types. Therefore, reducing the window
duration not only minimizes the power consumption but also improves CD logic’s overall
robustness2 . For noise-margin-sensitive applications, a minimum-size nMOS keeper (gate
connected to Out, drain connected to X ) can be added to improve its overall robustness.
In this case, the minimum size keeper improves logic “1” noise margin by approximately
60mV with virtually no degradation in logic “0” noise margin.
3.4.2 CD Logic Performance
Fig. 3.9 and 3.10 illustrate the normalized delay and average power consumption of static,
dynamic, and CD logic, respectively, in five logic expressions with various input data
activities. The average power is calculated by summing up the power consumption of
every possible input vector, then dividing by the number of input vector combinations.
CD logic demonstrates superior performance, especially for complicated logic expres-
sions, such as Y = AB+CD (AOI22), in D-Q mode due to the pre-evaluated characteristic.
This is demonstrated in Fig. 3.9, where CD logic is approximately two times faster than
dynamic domino logic. This is contributed by 1) the pre-evaluated characteristic and 2)
the fewer number of transistors in the critical path (3N1P for dynamic, while only 2P1N
for CD logic). On the other hand, CD logic’s performance is only approximately the same
or even worse than that of dynamic domino logic during C-Q mode. Therefore, it is ad-
vantageous to implement CD logic in a single cycle, multi-stage datapath since only then
the pre-evaluated feature (D-Q delay) of CD logic can be fully utilized.
The power consumption of CD logic at 50% data activity is at least 3× and 5× higher
than that of static logic in AOI22 and the rest of logic expressions, respectively. This
suggests that CD logic should only be used to replace the critical path in any circuit
block, since it is not energy-efficient to implement any system with CD logic only. Table
3.2 summarizes the total transistor width of static, dynamic, and CD logic. Despite CD
2As long as logic “0” noise margin is higher than logic “1” noise margin, improving logic “1” noise
margin is equivalent to improving CD logic’s overall robustness.
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Figure 3.9: Normalized delay of five logic expressions implemented in static, dynamic, and
CD logic.
logic’s additional transistors overhead, the average area of CD logic is 13% smaller and
4.5% larger than that of static and dynamic domino logic, respectively.
3.5 Performance Analysis
3.5.1 8-bit Ripple Carry Adders
The simulation setup in this section is similar to that of Section 3.4. Three 8-bit ripple
carry adders (RCAs) using static, dynamic, and CD logic style are simulated to compare
their performances. RCA with FTL on the critical path is also implemented; however, our
analysis indicates that FTL-based RCA generates false outputs at the later bits because
of the false-evaluation phenomena described earlier. NP-FTL (equivalent to NP-domino,
where nMOS-FTL and pMOS-FTL alternate) is also difficult to realize because the output
glitch is significant and easily exceeds 500mV under process variations.
The basic static full adder (FA) is implemented with 28 transistors with sizing strongly
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Figure 3.10: Normalized average power of five logic expressions at various data activities
implemented in static, dynamic, and CD logic.
in favor of Cout computation [16]. The main purpose of this 8-bit RCA is to demonstrate
CD logic’s performance advantage and to discuss the design considerations that should
be taken into account when using CD logic. A more energy-efficient pass-transistor FA
design [40] will be implemented in the subsequent analysis to provide a more realistic
comparison.
Only the timing-critical carry generation is replaced with dynamic and CD logic while
non-critical sum computation remains static in all three RCAs. 10000 random input vectors
are applied to RCAs to compute the average power consumption. The clock timing is
designed in such a way that all the CD logic gates except the first stage operate in the
D-Q mode with a window duration of approximately 115ps3. Fig. 3.11(a) depicts the RCA
block diagram and FA schematic. Fig. 3.11(b) shows the corresponding worst-case timing
3The window duration is a function of logic expression, number of preceding stages that are driving by
the same phase clock signal, maximum glitch level constraint, and the robustness of the overall system.
Extensive simulation results have indicated that a window duration of 115ps provides excellent delay and
power performance while maintaining a sufficient timing margin against PVT and transistors mismatch
variations (Table 3.6).
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Table 3.2: Number of transistors and area comparison for Static, dynamic, and CD logic.
Total Transistor Width (µm) Number of Transistors
Static Dynamic CD Static Dynamic CD
AND2 11 13.6 14.96 6 7 17
AND3 18 20.9 19.96 8 8 18
OR2 13 10.6 12.96 6 7 17
OR3 24 12.6 13.96 6 7 18
AOI22 27 19.6 18.96 10 9 19
Average 18.6 15.46 16.16 7.2 7.6 17.8
diagram for CD logic, which occurs when {Cin, A0 · · ·A7, B0 · · ·B7} = {0, 0 · · · 0, 1 · · · 1}.
Design Considerations in a Multi-Stage System
Fig. 3.11(b) provides several insights in designing single cycle, multi-stage CD circuitries.
When CD logic is to be used with other logic styles and when the gate preceding the CD
logic is not a pre-charge type logic (i.e., dynamic domino logic), then the inputs (Data) can
only make transitions when all CD logic gates are in the pre-discharge mode (i.e., CLK1-4
are high). CD logic may suffer from additional power consumption due to the possible
direct path current during the predischarge mode. Consider a CD-based RCA with the
worst case input vector, FA0-2’s CD logic carry circuitries enter predischarge mode when
CLK1 goes to high. The internal nodes before the output inverter of all CD logic gates
are all discharged to logic “0” by nMOS clock transistors, and the outputs (C1 to C3) are
charged to logic “1”. If C3 becomes logic “1” before FA3 enters predischarge mode (i.e.,
CLK2 is still high), then a direct path takes place4. To avoid this condition, it is necessary
for Tdischarge ≥ Tdelta, where Tdischarge is the time that CD logic takes to charge its output
and Tdelta is the delay between two adjacent clock signals (CLK2 to CLK1, or CLK3 to
CLK2, etc.).
4Consider the CD carry generation circuitry shown in Fig. 3.11(a), under worst case vector condition
B = 1 and A = 0. If input C (Cin from the preceding stage) rises to logic “1” (originally at logic “0”)
before CLK is high, then both pMOS and nMOS transistors are on.
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Figure 3.11: Ripply-carry adder: (a) block diagram and (b) timing diagram for CD logic.
CD logic sizing strategy
To guarantee a 6-sigma glitch level of 300mV at 110◦C, the following sizing strategy is
employed:
1. An equally weighted variable is assigned to the width of CD logic’s pMOS pull-up
transistors.
2. The entire circuitry (e.g., 8-bit RCA) is then simulated under typical corner at 110◦C
to determine the glitch level. Extensive simulation results reveal that if this glitch
level is approximately 65mV, then the 6 sigma glitch level will be less than 300mV.
3. Iterative simulations are performed by sweeping this variable until the glitch level is
around 65mV.
The equally weighted scheme may not be the optimal solution. However, different sizing
schemes have been explored and simulation results indicate that no apparent performance
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Table 3.3: Performance comparison of RCAs implemented with various logic styles.
Static Dynamic CD
Data Activity 10% 50% 100% 10% 50% 100% 10% 50% 100%
Delay (ps) 369.4 (1.00) 292.6 (0.79) 224.4 (0.61)
Power (µW) 50.95 254.77 509.54 142.70 336.05 401 231.85 533.96 602.82
Power-Delay
Product (fJ)
18.8 94.1 188.2 41.8 98.3 117.3 52 119.8 135
Energy-Delay
Product (fJ·ps) 6944 34761 69521 12231 28763 34322 11669 26883 30294
improvement is achieved compared to the sizing strategy described above.
RCA Performance
Table 3.3 compares static, dynamic, and CD logic RCA with various FOMs at different
data activity factor. CD-based RCA is approximately 39% and 23% faster than the static
and dynamic counterparts, respectively. On the other hand, the power consumption of CD
logic ranges from 4.55× to 1.18× higher than that of static logic. In terms of power-delay
product (PDP), CD logic is 2.78× more and 0.72× less than static logic at 10% and 100%
data activity, respectively. CD logic provides a speed advantage that logic styles such as
static and dynamic have difficulty achieving. Therefore, CD logic is suitable in a system
where performance is the most critical factor.
3.5.2 32-bit Carry Lookahead Adder
32-bit carry lookahead adders (CLA) are implemented to further analyze CD logic’s perfor-
mance. The detailed operations of CLA are described in [16] and the schematic is displayed
in Fig. 3.12. The 32-bit CLA uses eight 4-bit FAs with dedicated circuitry to facilitate
carry generation. The energy-efficient FA used in this analysis utilizes pass transistor logic
styles with only 24 transistors for sum generation [40]. For the carry generation, only the
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CCD logic replaces the inverter in the logic block with a complex logic gate to provide                                           
better performance, similar to the idea of compound domino logic (CDL) over dynamic logic.
*
Figure 3.12: 32-bit carry lookahead adder with critical path implemented using various
logic styles.
critical path is replaced with different logic style. The maximum fan-in is limited to four
except the case of dynamic domino logic due to the footer transistor. In this case, the 4-bit
critical carry generation path of CLA is:
G3:0 = G3 + P3(G2 + P2(G1 + P1(G0))) (3.17)
where G and P are the generate (A ·B) and propagate (A⊕B) signals, respectively. CDL
and CCD logic are implemented to reduce the fan-in. One can utilize the inversion property
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Table 3.4: 32-bit CLAs performance comparison.
Static Dynamic CDL pseudo-nMOS CD logic CCD logic
Delay (ps) Data Activity 448 (1.00) 316 (0.71) 287 (0.64) 313 (0.70) 272 (0.61) 239 (0.53)
Power (mW)
100% 5.13 5.27 5.29 5.34 5.02 5.09
50% 1.94 2.22 2.21 2.21 2.31 2.34
25% 0.99 1.32 1.33 1.25 1.43 1.46
10% 0.42 0.8 0.81 0.68 0.9 0.94
PDP (pJ)
100% 2.3 1.67 1.52 1.67 1.37 1.22
50% 0.87 0.7 0.63 0.69 0.63 0.56
25% 0.45 0.42 0.38 0.39 0.39 0.35
10% 0.19 0.25 0.23 0.21 0.25 0.22
EDP (pJ·ps)
100% 1030 526 437 523 371 291
50% 390 222 182 216 171 134
25% 199 132 110 122 106 84
10% 85.1 79.8 66.7 66.3 66.8 53.5
Worst Leakage (µA) 32.9 32.1 32.7 551.2 33.5 33.4
and rearrange Equation 3.17 to
G1:0 = G1 + P1G0, P3:2 = P3P2, G3:2 = G3 + P3G2
G3:0 = G3:2(P3:2 +G1:0) (3.18)
Therefore, a maximum fan-in of two and three can be achieved with CCD logic (Chapter
3.3.4) and CDL, respectively. The critical pMOS transistors’ width of CCD logic is slightly
smaller than that of CD logic to satisfy the 300mV glitch constraint because the pull-up
path in the Logic Block now consists of two pMOS transistors. Footless dynamic domino
logic cannot be applied in this analysis because not all the circuits are implemented with
dynamic domino logic. Therefore, some of the inputs to the dynamic domino logic in the
critical path can come from non-critical static gates. In order to satisfy the monotonicity
requirement and to avoid the possible direct path current, a footer transistor is required
for all dynamic domino logics. On the other hand, if the entire 32-bit CLA is implemented
with dynamic domino logic, then the footless scheme can be applied. However, simulation
results indicate that the power consumption in this case is much higher than that of the
current setup, thus making it a less attractive design.
Table 3.4 summarizes the simulation results of the 32-bit CLAs. Power consumption is
43
1 0 0 % 5 0 % 2 5 % 1 0 %0 . 8
0 . 91 . 0
1 . 11 . 2
1 . 31 . 4
1 . 51 . 6
1 . 71 . 8
1 . 92 . 0
2 . 12 . 2
2 . 3
Nor
ma
lize
d P
owe
r
D a t a  A c t i v i t y  F a c t o r
 S t a t i c D y n a m i c C D L p s e u d o N M O S C D  l o g i c C C D  l o g i c
Figure 3.13: Normalized power of 32-bit CLAs.
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Figure 3.14: Normalized power-delay-product of 32-bit CLAs.
calculated with 5000 random input vectors. The performance enhancement of CD and CCD
logic are evident in this case with 39% and 47% speedup over static design, respectively.
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Figure 3.15: Normalized energy-delay-product of 32-bit CLAs.
Table 3.5: CD and CCD logic’s glitches in 32-bit CLAs
at different temperature settings.
CD logic CCD logic
Temp. Mean σ Mean + Mean σ Mean +
(◦C) (mV) (mV) 6σ (mV) (mV) (mV) 6σ (mV)
85 65.3 23.2 204.5 63.6 26.2 220.8
110 88.5 29.8 267.3 86.8 36.1 303.4
Both CD and CCD logic are also faster than pseudo-nMOS, primarily because of the larger
effective pMOS width. The worst-case leakage of all the designs are comparable except
for pseudo-nMOS, which is caused by the contention between nMOS PDN and the weak
pMOS pull-up transistor. In this case, pseudo-nMOS’s leakage (static power dissipation)
is at least 15× higher than the rest of the designs.
Figs. 3.13-3.15 show the normalized power, PDP, and EDP of all the CLAs analyzed
in this work, respectively. At 10% (100%) α, the power consumption of CD logic is 2.1×
(1.05×) higher than that of the static logic. Compared to the case of 8-bit RCA, the power
consumption discrepancy between static and CD logic at low data activity is less obvious,
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Table 3.6: PVT and Monte-Carlo performance analysis of the CD and CCD logic based
designs.
Corner Temperature (◦C) VDD (V) 8-bit RCA (CD) 32-bit CLA (CD) (ps) 32-bit CLA (CCD) (ps)
FF
110
0.9 199 238 200
1.1 152 189 157
-30
0.9 244 288 250
1.1 182 222 190
FS
110
0.9 244 288 250
1.1 182 222 190
-30
0.9 265 289 263
1.1 178 206 185
SF
110
0.9 220 259 218
1.1 164 205 169
-30
0.9 217 248 214
1.1 152 186 156
SS
110
0.9 369 439 388
1.1 262 321 280
-30
0.9 392 437 405
1.1 249 294 266
Monte Carlo
mean 1 226 274 240
σ 1 16.2 17.8 18.2
because CD logic only accounts for approximately 10% of the entire circuitry. CCD logic
achieves lowest PDP at all α except at 10%. While higher than CCD logic, PDP of CD
logic is comparable to CDL and pseudo-nMOS and is lower than the rest of the designs.
At 25% α, EDP reduction of CD and CCD logic from other designs is at least 4% and
24%, respectively. At 10% data activity, CCD logic achieves the lowest EDP with at least
19% improvement. Notice that the power consumption of a CLA implemented with CD
logic is lower than that of a CLA with dynamic domino logic at 100% data activity. This
is because the width (1µm) of CD logic’s pull-up pMOS transistors in this CLA is much
smaller than that of CD logic in a single stage logic gate. Hence the power consumption of
dynamic domino logic is higher than that of CD logic due to higher internal capacitance
at 100% data activity. Similar reasonings can easily be applied to a CLA with CCD logic.
Table 3.5 summarizes the mean and σ of CD and CCD logic’s worst glitch level in a
Monte-Carlo simulation with 2000 samples. The worst case glitch is calculated by summing
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up the mean and the extrapolated six sigma deviation5. CCD logic exhibits higher worst
case glitch level than CD logic at both 85◦C and 110◦C, despite its already lower critical
pMOS effective width. Both designs are approximately within the glitch constraint set
earlier, and demonstrate that they are still able to function properly under extreme process
and temperature conditions.
Table 3.6 shows the process-voltage-temperature (PVT) analysis and Monte-Carlo sim-
ulation results (2000 iterations, 27◦C) of the proposed CD and CCD-logic-based designs.
All the designs are functional under extreme PVT variations, hence demonstrating the
proposed CD logic’s robustness.
11 Bit Carry-bypass Adder
CLKDFF
CLKDFF
CLKDFF
2:1 Mux
4 Bit FA
2:1 Mux
S0S1S2S3S4S5S6S7S8S9S10S11S13S14S15
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with various logic styles
Static logic only
S12
Figure 3.16: Schematic of an 8-bit Wallace tree multiplier.
5It is assumed that the glitch variation as a result of process variations follows a Gaussian distribution.
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3.5.3 8-bit Wallace Tree Multiplier
Single-cycle, two-phase, 8-bit Wallace tree multipliers are implemented and analyzed. The
first phase (CLK is high) is a Wallace tree utilizing 3:2 compressors to reduce the number
of partial products and during the second phase, final addition is carried out by a 11-bit
carry bypass adder, as shown in Fig. 3.16. Only the critical path of the final adder is
implemented with various logic styles with the exception of multiplexors, while the rest of
the circuits remain static. Simulation setups are similar to that of 32-bit CLAs.
Table 3.7 summarizes the normalized power, PDP, and EDP performance results of
the various 8-Bit multipliers under different data activities. CD logic achieves a similar
speedup (40%) over static logic compared to 32-Bit adders. At 25% α, CD logic consumes
16% more power, but is 30% and 58% more PDP and EDP efficient than static logic,
respectively. Compared to dynamic domino logic, CD logic is approximately 15% faster,
and achieves a minimum 25% EDP reductions. In 8-Bit multipliers, because critical path
is only a small portion of the entire circuitry, CD logic has the lowest PDP and EDP values
among all the logic styles across all data activities. CCD and CDL logic are not included
in this analysis because they are not particularly suitable for this setup. This is because G
and P signals are not generated in this case; instead, direct inputs (A,B) similar to 8-Bit
RCA are used to compute the carry.
3.6 Conclusion
A new high-performance logic style with constant-delay characteristic and self-reset cir-
cuitry is proposed. The pre-evaluated feature of CD logic makes it particularly suitable in
a circuit block where a unique critical path exists and performance is the primary concern.
Several advantages of CD logic over previously proposed feedthrough type logic styles have
been explored, including i) better noise margin, ii) ability to cascade multiple stages to
perform complicated logic evaluation, and iii) reduced power consumption via a local tim-
ing window technique. In addition, CD logic does not require complementary input signals
and the clock timing requirement is comparable to that of dynamic domino logic. The per-
formance advantage of CD logic has been demonstrated in five logic types. In D-Q mode,
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Table 3.7: Performance comparison of 8-bit Wallace tree multipliers implemented with
various logic styles.
Data Activity 100% 50% 25% 10%
Delay Power PDP EDP Power PDP EDP Power PDP EDP Power PDP EDP
(ps) (mW) (pJ) (pJ·ps) (mW) (pJ) (pJ·ps) (mW) (pJ) (pJ·ps) (mW) (pJ) (pJ·ps)
Static 404 3.52 1.42 575 2.29 0.93 375 1.29 0.52 211 0.67 0.27 109
Dynamic 294 3.57 1.05 309 2.36 0.7 205 1.39 0.41 121 0.80 0.23 69
pseudo-nMOS 292 3.82 1.11 325 2.56 0.75 218 1.57 0.46 134 0.96 0.28 82
CD logic 243 3.59 0.87 212 2.46 0.60 145 1.49 0.36 88 0.88 0.22 52
CD logic achieves an average speed up of 94% and 58% with an average area overhead of
-13% and 4.6%, respectively, compared to static and dynamic domino logic. Performance
analysis of 8-bit ripple carry adders reveals that CD logic is 39% and 23% faster than static
and dynamic domino logic, respectively. CD logic achieves PDP and EDP reduction of
28% and 56%, respectively, compared to static logic at 100% data activity. At low data
activity however, CD logic is no longer energy-efficient. The excessive power consumption
of CD logic as a result of inevitable direct path current during the contention mode indi-
cates that CD logic should only be used to implement the critical path. Simulation results
of 32-bit carry lookahead adders show similar speed advantage of CD logic compared to
static logic. In this setup, CCD logic achieves the lowest PDP at all data activities except
10%. Also, CCD logic achieves the best EDP results, with 66%(37%) reduction compared
to static logic at 50%(10%) data activity. CD logic has also demonstrated its robustness
under extreme process, voltage, and temperature variations. The proposed CD and CCD
logic-based 32-bit CLAs are functional under all PVT variations with 6σ worst-case glitches
of 220.8 mV and 303.4 mV at 110◦C, respectively.
CD logic’s advantages in terms of delay and EDP are also demonstrated in 8-bit Wallace
tree multipliers. Compared to 32-bit adders, CD logic achieves a similar delay improve-
ment, but has an even better EDP reduction, primarily because the final adder which
makes up the critical path of the multiplier is a relative small circuit block of the overall
circuitry. At 25% α, CD logic is 52%, 25%, and 37% more EDP efficient than static,
dynamic, and pseudo-nMOS logic, respectively.
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Chapter 4
64-Bit High-Performance Adder with
Constant-Delay Logic
Addition has always been one of the most commonly used arithmetic operations. Conse-
quently, high-performance, energy-efficient addition, the core of the Arithmetic Logic Unit
(ALU) in every microprocessor, has been one of the research focuses of digital circuits.
Besides the manufacturing CMOS process, the two most critical design considerations of
adders are the logic style and the carry-merge tree architecture [41]. For non-timing-
critical applications, the static/pass-transistor logic style is often the preferred choice due
to its reasonable performance, low power consumption especially at low data activity en-
vironment, and robustness. For timing-sensitive adders, however, designers may prefer the
dynamic domino or CDL, owing to its superior switching speed compared to static/pass-
transistor logic [20] [21] [22] [23] [42]. Nevertheless, the performance enhancement comes
with several costs, including reduced noise margin, charge-sharing, and higher power dis-
sipation. Therefore, CD logic has been proposed as a method to provide circuit designers
an alternative in designing full-custom, high-speed digital circuits. CD logic is exclusively
employed in an adder’s critical path to confirm its performance potential.
Today’s high-performance VLSI adders have adopted the carry-merge architectures
based on the CLA method, developed by Weinberger and Smith [43–48] in generating the
carry bits. The CLA structure is theoretically one of the fastest schemes since the delay
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to add two N -bit numbers only depends on the logarithm of N , the number of bits in the
adder [49–53]. Recently, Ling’s algorithm has been considered to be a more energy-efficient
adder architecture than Weinberger’s [41] [19]. Ling’s pseudo-carry equation reduces the
number of critical transistors in the carry tree at the expense of an increased complexity in
the sum pre-computation. Sparse trees, which compute only every second (S-2) or fourth
(S-4) carry signals, have been extensively used due to their energy savings and performance
enhancements [41] [19] [22]. A higher degree of sparseness implies a faster carry tree,
since the complexity is effectively shifted from the carry tree to the sum pre-computation
block [54–56]. While S-4 trees have been reported in Weinberger adders [22], only an S-2
tree has been realized for the Ling adders [19], as the combination of a Ling adder and an
S-4 tree creates a new critical path in the sum block. In this work, an S-4 tree with Ling’s
algorithm implemented with CD logic, and redesign of the sum pre-computation block to
avoid the new critical path, are described. In summary, the contributions of this chapter
are:
• For the first time, CD logic is implemented and verified in silicon.
• For the first time, silicon results of an S-4 Ling’s adder are reported in a deep sub-
micron (65-nm) CMOS technology.
4.1 Adder Architecture
4.1.1 Carry-Merge Tree with Ling’s Recurrence Algorithms
Assuming ai and bi are the input operands to the adder, the intermediate signals generate
(g) and propagate (p) and the sum signal S can be obtained at every bit as:
gi = AiBi (4.1)
pi = Ai +Bi (4.2)
Si = Ai ⊕Bi ⊕ Cin (4.3)
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where i = 0...63 for a 64-bit adder, and Cin is the input carry to bit i. The g and p signals
can be further combined to form group G and P signals:
Gi:j = Ci:j = Gi:k + Pi:k ·Gk−1:j (4.4)
Pi:j = Pi:k · Pk−1:j (4.5)
where Ci:j is the carry out from jth to ith stage. In Ling’s transformation [57], the com-
plexity of the above (Weinberger’s) recurrence (hence the complexity of the carry-merge
tree) is reduced by only generating the group pseudo-carry signal, Hi:j, instead of Ci:j. By
identifying that gipi = gi, the generate term Gi:j can be expressed as:
Gi:j = gi + pi ·Gi−1:j = pi (gi +Gi−1:j) = pi ·Hi−1:j (4.6)
In Ling’s adder [58], only Hi−1:j is computed and propagated through the carry-merge
tree [50] [19] [41]. Hence,
Hi:j = Hi:k + Ti:k ·Hk−1:j
= gi + gi− 1 + ti−1 · gi−2 + ti−1 · ti−2 · gi−3 + . . .+ ti−1 · ti−2 . . . tj+1 · gi (4.7)
Ti:j = ti · ti−1 . . . tj (4.8)
where ti and Ti:j are analogues to pi and Pi:j in Weinberger’s recursions. It can be observed
that one less term is required in generating Hi:j than that of Gi:j, which implies one less
transistor in the critical path. Consider C3:0, which can be represented as:
C3:0 = g3 + p3 (g2 + p2 (g1 + p1 (g0 + p0Cin))) (4.9)
In the worst case, the generation of the signal C3:0 requires Cin to propagate through p0
to p3 and results in a critical path of five transistors. In Ling’s equations however, the
pseudo-carry H3:0 is defined as:
H3:0 = g3 + g2 + t2 (g1 + t1 (g0 + t0Cin)) (4.10)
which only has a critical path of four transistors. It is important to realize that Ling’s
equations only reduces the number of transistors in the entire carry-merge tree’s critical
path by one. This is because in the subsequent merging stages, such as:
H6:Cin = H6:5 + T6:5 (H4:3 + T4:3 (H2:1 + T2:1H0:cin)) (4.11)
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Figure 4.1: Proposed 64-bit adder carry-merge tree.
Ling’s adder still results in a critical path of four transistors per stage, similar to that of
the Weinberger’s configuration.
The proposed hybrid S-4 carry-merge tree is shown in Fig. 4.1 and the corresponding
schematics of CD and dynamic logic are depicted in Fig. 4.2. The carry-merge tree is
carefully redesigned such that the number of stages is minimized by inversion property
for energy-efficiency [41] and the number of CD logic blocks required for implementing
the critical path is only eight. The first stage implements radix-21 merging with a footed
dynamic logic and results in a maximum stack height of three, as shown in Fig. 4.2(b).
A footer transistor is only required in the first stage, since the monotonicity of the global
inputs A[0:63], B[0:63], and Cin cannot be guaranteed. A small pMOS CLK transistor
precharges the internal node to minimize the charge-sharing problem. Notice that this first-
stage configuration is only possible with Ling’s configuration because the first recursion
stage is simplified to
Hi:i−1 = AiBi + Ai−1Bi−1 (4.12)
with three transistors in the critical path (including a footer transistor) from Weinberger’s
adder
Gi:i−1 = AiBi + (Ai +Bi) · (Ai−1Bi−1) (4.13)
1Radixness implies the number of bits that are merged at every stage.
53
T4:3T6:5 T2:1 H0:Cin
H2:1
TB
t ≈ 93ps
ΦCD
T6:5
H4:3 H6:5
H4:3
H6:5
T6:5
T4:3T6:5 T2:1 T0
TB
t ≈ 93ps
ΦCD
Constant 
Delay logic 
Φdyn
Sizing strongly 
in favour of 
PMOS
1X
1X
1X
7X 7X
7X
Critical Path
Non-Critical path
(a)
dyn dyn
dyn dyn
dyn
dyn
dyn
dyn
(b)
Figure 4.2: Carry-merge tree circuit schematic of (a) critical 4-bit merging with CD logic
(b) first stage footed dynamic logic and non-critical radix-4 footless dynamic logic.
which results in a stack height of four. In the subsequent stages, non-critical paths are
implemented with delayed-precharge compound domino logic with static transistor sizing
strongly in favor of pMOS. Critical paths are implemented with CD logic along with
absorption property [59]. The inversion and absorption property transform Equation 4.11
to
H ′6:Cin =
{(
T ′6:5 + T
′
4:3 + T
′
2:1 +H
′
2:1H
′
0:Cin
)′ · (T ′6:5 +H ′6:5H ′4:3)′ }′ (4.14)
In this case, the number of critical transistors is reduced from 4 nMOS and 1pMOS
(footless dynamic logic with an output inverter) to just 2 pMOS and 1 nMOS for a 4-bit
merging operation. This is only possible with CD logic, since the critical path does not
depend on the logic transistors, as highlighted in Fig. 4.2. The non-critical path of the
4-bit merging operation is also implemented with skewed static logic style, with pMOS
transistors’ width at least 7× larger than that of nMOS transistors. Fig. 4.3 displays
the critical path of the proposed carry-merge tree, which consists of footed dynamic logic
and three stages of CD logic. The LB block of CD logic employs pseudo-static logic to
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Figure 4.3: 64-bit adder critical path highlighted. The critical path consists of a footed
dynamic logic and three stages of CD logic with a total of 12 transistors in the critical
path.
maintain sufficient noise margin and achieve short precharge time. The proposed tree along
with CD logic with both absorption and inversion properties have resulted in only twelve
transistors in the carry-merge tree’s critical path. Compared to the designs in [19] and [22],
the number of transistors is reduced by 50% and 58%, respectively. The output of the last
stage CD logic drives transmission gate multiplexers to derive the final outputs.
4.1.2 Sum Computation
The reduced complexity of Ling’s carry-merge tree comes at the cost of a more complex
sum pre-computation block. In this case, the sum generation in Ling’s adder becomes:
Si = Ai ⊕Bi ⊕ (Hi−1 · pi) (4.15)
where Hi−1 comes from the carry-merge tree. Because of the sparse-4 configuration, inter-
mediate carry and conditional sum signals assuming input carries of 0 and 1 [22] both have
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to be generated within the sum computation block, thus significantly increases its com-
plexity. Consider a 4-bit (S3:6) static conditional sum generator with input pseudo-carry
H2:0; the lower 2-bits (S3
0, S3
1, S4
0, S4
1) can be generated as:
S3 = A3 ⊕B3 ⊕ (H2:0 · p2) (4.16)
S3
0 = A3 ⊕B3 (4.17)
S3
1 = A3 ⊕B3 ⊕ p2 (4.18)
S4 = A4 ⊕B4 ⊕ (g3 + p3 (H2:0 · p2)) (4.19)
S4
0 = A4 ⊕B4 ⊕ g3 (4.20)
S4
1 = A4 ⊕B4 ⊕ (g3 + p3 · p2) (4.21)
which can be implemented with static logic only without creating a new critical path;
however, for the upper 2-bits, a purely static design will violate the timing requirement.
Hence, dynamic signals coming from the carry-merge tree are utilized to facilitate the sum
generation, at the expense of higher power consumption. S5 is then computed as:
S5
0 = A5 ⊕B5 ⊕ (g4 + p4 · g3)
S5
1 = A5 ⊕B5 ⊕ (g4 + p4 (g3 + p3 · p2)) = A5 ⊕B5 ⊕ [p′4 + P3:2′ (g4 + g3)′︸ ︷︷ ︸
from carry-merge tree
]′ (4.22)
Finally, S6 is calculated as:
S6
0 = A6 ⊕B6 ⊕ (g5 + p5 (g4 + p4 · g3)) = A6 ⊕B6 ⊕ [p′5 + g′5(p′4 + (g4 + g3)′︸ ︷︷ ︸
from carry-merge tree
)]′ (4.23)
S6
1 = A6 ⊕B6 ⊕
(
g5 + p5 (g4 + p4 (g3 + p3 · p2))
)
= A6 ⊕B6 ⊕ {[p′5 + g′5(p′4 + (g4 + g3)′)]′ + P5:2︸︷︷︸
from carry-merge tree
} (4.24)
where S6
1 reuses part of S6
0’s logic to reduce the area. The detailed schematic of a 4-bit
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Figure 4.4: Schematic of a 4-bit semi-dynamic conditional-sum generator.
conditional sum generation circuitry is shown in Fig. 4.4, where
CM1 =
(
G3
(
P2 + P3
))′
(4.25)
CM2 =
(
G4
(
G3 + P4
))′
(4.26)
CM3 =
(
P4 +
(
H4:3 · T3:2
))′
(4.27)
CM4 =
(
P5 +G5
(
H4:3 + P4
))′
(4.28)
Post-layout simulations indicate that the longest delay of the sum block is about 110ps at
nominal supply.
4.1.3 Adder Layout
The adder core consists of 4,687 transistors (of which 516 are for input signal buffers)
and occupies 120x90 µm2 in a 65-nm TSMC 1V 1P9M multi-threshold CMOS process.
The core is organized in 16 rows with a row height of 3.31 µm. The critical path of the
carry-merge tree is implemented with low Vt transistors when necessary to facilitate the
carry generation while non-critical path, sum-precomputation blocks, and clock tree are
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Figure 4.5: Floor plan of the proposed 64-bit adder with CD logic.
implemented with standard Vt transistors to minimize the leakage current. Multi-cut vias
are utilized whenever possible to improve the yield. Horizontal and vertical cell-to-cell
routings are done via M4,M6 and M3, M5, respectively, with at least 4× the minimum
pitch between adjacent wire on the same metal layer to reduce the coupling effect. For
sensitive nodes such as the output of an unprotected dynamic logic (i.e., T ′45:30), a minimum
of 1µm spacing is reserved. Fig. 4.5 shows the floor plan of the proposed adder. Fig. 4.6
shows the chip block diagram and the corresponding timing waveforms.
4.2 Post-Layout Simulation Results
Post-layout simulations of the adder core at extreme PVT conditions are performed, with
the results summarized in Table 5.4. The worst glitch is determined by i) supplying the
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Figure 4.6: 64-bit adder chip implementation (a) block diagram (b) timing waveform.
worst contention input vectors (A[0:63] = 0000...0, B[0:63] = 111...1) to the adder, ii)
comparing the outputs of all the CD logic, and iii) selecting the CD logic output node that
has the most excess glitch. With the worst contention input vectors, only one branch of
nMOS logic transistors (consider Fig. 4.2(a), only inputs H0:Cin and H2:1 remain at logic
“1”) in CD logic is on. From Table 5.4, it is evident that the adder core is functional in the
presence of global variations along with excess static power supply noise and temperature
fluctuations. The worst-case glitch level is 172mV, which takes place at FF corner, 110◦C,
and 1.1V supply. At nominal condition, this adder’s delay with the worst delay input
vectors (A[0:63] = 1000...0, B[0:63] = 111...1) and worst glitch level are 136ps and 38mV,
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Table 4.1: PVT post-layout analysis of the 64-bit adder.
Corner Temperature (◦C) VDD (V) Delay (ps) Worst glitch (mV) Window width (ps)
TT 27 1 136 38 93
SF
-40
0.9 151 34 115
1.1 112 42 72
110
0.9 168 41 119
1.1 132 81 81
SS
-40
0.9 206 33 158
1.1 140 41 93
110
0.9 216 30 156
1.1 160 40 100
FS
-40
0.9 158 35 124
1.1 114 43 77
110
0.9 167 43 123
1.1 130 95 83
FF
-40
0.9 134 85 97
1.1 93 55 61
110
0.9 134 85 97
1.1 110 172 69
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Figure 4.7: Performance results of (a) worst case glitch level (b) adder delay (c) window
width in a Monte-Carlo simulation with 1000 iterations at 27◦C. The proposed adder is
functional (i.e., no errors) under all iterations.
respectively.
Beside global process variations, analysis on local transistor process and mismatch
variations is also conducted. Due to the complexity of the overall circuitry, it is not feasible
to perform Monte-Carlo simulations on the entire adder core. Instead, non-critical blocks
60
4 2 4 4 4 6 4 8 5 0 5 2 5 4 5 6 5 8 6 0 6 2 6 4 6 6 6 80
1 0
2 0
3 0
4 0
5 0
6 0
7 0
8 0
9 0
1 0 0
1 1 0
1 2 0
1 3 0
1 4 0
µ =  5 7 . 5 m V
σ =  3 . 8 4 . m V
# o
f Oc
cur
ren
ce
W o r s t  g l i t c h  l e v e l  ( m V )
(a)
1 3 4 1 3 6 1 3 8 1 4 0 1 4 2 1 4 4 1 4 6 1 4 8 1 5 0 1 5 2 1 5 4 1 5 6 1 5 80
1 0
2 0
3 0
4 0
5 0
6 0
7 0
8 0
9 0
1 0 0
1 1 0
1 2 0
1 3 0
1 4 0
µ =  1 4 6 p s
σ =  3 . 1 5 p s
# o
f Oc
cur
ren
ce
D e l a y  ( p s )
(b)
8 0 8 4 8 8 9 2 9 6 1 0 0 1 0 4 1 0 8 1 1 20
1 0
2 0
3 0
4 0
5 0
6 0
7 0
8 0
9 0
1 0 0
1 1 0
1 2 0
1 3 0
1 4 0
µ =  9 6 . 9 p s
σ =  4 . 4 7 p s
# o
f Oc
cur
ren
ce
D e l a y  ( p s )
(c)
Figure 4.8: Performance results of (a) worst case glitch level (b) adder delay (c) window
width in a Monte-Carlo simulation with 1000 iterations at 110◦C. The proposed adder is
functional (i.e., no errors) under all iterations.
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Figure 4.9: Monte-Carlo simulations of normalized threshold voltage of (a) nMOS PDN
and (b) pMOS pull-up (M1 ) transistors implemented in a CD logic carry generation block
(Fig. 4.2(a)).
such as the sum pre-computation of lower 32-bit (S[0:31]) have been removed to reduce
the simulation time while not sacrificing the accuracy of the results. Fig. 4.7 and 4.8 show
the performance results of Monte-Carlo post-layout simulations of the partial adder core
at 27◦C and 110◦C with 1000 iterations, respectively. In this setup, each transistor’s key
parameters, such as the threshold voltage, will randomly deviate from the default value at
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TT corner in each Monte-Carlo run. Fig. 4.9 shows the normalized Vt distribution of the
nMOS PDN and pMOS pull-up (M1, M2 ) transistors implemented in a CD logic block (Fig.
4.2(a)) in a Monte-Carlo simulation with 2000 iterations in order to better understand the
degree of the fluctuation. With this transistor variation profile, the proposed adder core
is functional (i.e., no errors) in all iterations with an average delay of 137 (146)ps and a
standard deviation of 3.13 (3.01)ps at 27 (110)◦C.
4.2.1 Post-Layout Simulations with Dynamic Power Supply Noise
Dynamic power supply noise in this thesis refers to the undesirable voltage droop and
overshoot at the supply grid contributed by the switching noise of the digital circuitries
[60–64]. Typically, the maximum allowable voltage droop/overshoot of the supply grid in a
modern IC is ± 10% of the nominal supply voltage (i.e., ± 100mV for a 1-V supply) [65–68].
In this setup, different levels of power supply noise is generated by placing an inductor and
a resistor of different values in series between the ideal voltage source and the adder core.
The three main components of switching noise are [65,69,70]: i) L(dI/dt) noise, which is a
consequence of the inductive parasitics (ex, bondwire), ii) IR noise, which is a consequence
of the resistive parasitics, and iii) resonance which is a consequence of both the inductive
and capacitive parasitics on the supply grid.
Fig. 4.10 displays the first stage clock and final Cout with worst-case delay input
vectors at the presence of power supply noise. Fig. 4.10 is generated by superimposing
several iterations of simulations with various degree of noise. Clearly, even with a voltage
fluctuation of more than 200mV, the adder core is still functional, indicating that CD
logic is robust with the presence of voltage droop/overshoot, where the window duration
increase/decrease accordingly.
4.3 Silicon Results
Fig. 4.11 shows the die photo of the proposed 64-bit Ling adder. The delay of the proposed
64-bit adder is measured using the following approach: The adder is triggered by an off-chip
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Figure 4.10: Waveforms of first stage clock to final Cout of a 64-bit Ling adder with CD
logic under various levels of power supply noise. The adder can function correctly even
with more than 200mV of voltage droop/overshoot.
100-MHz reference signal. The timing difference of both the first stage clock signal and
the critical path, Cout, signal to this reference signal are measured, and then subtracted
from each other to obtain the adder delay. Both signals traverse through the same output
driver and matched MUX (Fig. 4.6(a)). The slew-rate-controlled output driver has a
dedicated power supply that is isolated from the rest of the chip to minimize supply noise.
The conceptual and actual delay measurement waveforms are shown in Fig. 4.12. Notice
that during the actual testing only one of the signals (φ1dyn or Cout) can be observed,
since both of them traverse through the same MUX and output driver. Fig. 4.12(b) is
generated by superimposing both signals’ waveforms on the oscilloscope. A fixed delay
offset between CLK (IN CLK PAD) to both output signals are also applied to achieve a
better visual representation. The worst power consumption is also measured at 100 MHz,
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Figure 4.11: Die photo of the 64-bit adder with CD logic in a 65-nm CMOS process.
Φ1dyn-CLK
CLK
Φ1dyn
Cout
Cout-CLK 
(Cout-CLK) – (Φ1dyn-CLK) 
= Adder Delay
(a) (b)
Figure 4.12: (a) Conceptual and (b) actual delay measurement waveforms. The zoom-in
window (bottom) indicates that the proposed 64-bit adder delay is approximately 150ps.
and then extrapolated to full-speed power consumption by multiplying it by a scaling
factor, calculated as:
1/(adder delay)
100MHz
(4.29)
which assumes that dynamic power is the dominant component.
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Figure 4.13: Delay and power vs. adder core supply voltage measurement results.
All eight fabricated chips are tested and functional, with measurement results summa-
rized in Fig. 4.13. No post silicon calibrations were carried out during the measurement
process. At the 1-V nominal supply, the adder core runs at an average delay of 148 ps for
the slowest input vector with a worst-case power consumption of 135 mW and a leakage
of 0.22 mW at room temperature. The delay result is approximately 8% slower than that
of post-layout simulation, most likely due to the power supply noise during the evaluation
period as a result of bondwire’s inductance. The power includes the adder core, input
signal buffers, and clock generation circuitries. At the 1.2-V supply, the delay decreases
to 108 ps, with a worst-case power and a leakage power of 300 mW and 0.58 mW, respec-
tively. Finally, Table 4.2 compares this work with state-of-the-art designs. To ensure a
fair comparison, the delay and power consumptions are normalized to a 65-nm equivalent
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Table 4.2: 64-bit adder chip performance comparisons.
[71] [59] [22] [72] [19] This work
Technology (nm) 250 225 90 180 90 65
Supply Voltage (V) 2.5 1.8 1.3 1.8 1 1
Architecture Adder Adder ALU[1] Adder Adder[3] Adder
Test Chip Yes Yes Yes No Yes Yes
Number of bits 64 64 64 64 64 64
Delay (ps)[†] 1500(390) 470(136) 250(181) 1500(542) 240(173) 148[4]
Power (mW)[†] 300(12.5) N/A 300(128)[2] N/A 260(188)[2] 135[2,4]
PDP (pJ)[†] 450(4.9) N/A 75(23) N/A 62.4(33) 20
Area (µm2) 1600 X 275 N/A 280 X 260 13250 417 X 75 120 X 90
Leakage Power (mW) N/A N/A 9.6 9.3 2.3 0.22
†Numbers in brackets are scaled to a 65-nm equivalent CMOS process
1 require two different voltage supplies 2 worst power consumption
3 requires a post calibrated clock signal to feed the last stage dynamic MUXs
4 average measurement results of eight tested chips
CMOS process with 1V supply voltage using the following formulas:
Delaynorm = Delay × 65nm
Technology
(4.30)
Powernorm = Power ×
(
1V
V oltage
)2
× 65nm
Technology
(4.31)
The designed 64-bit Ling adder with CD logic demonstrates lowest leakage power while
achieving the shortest delay compared to recently published silicon results. The power
consumption of the proposed adder is also comparable with others, leading to a lower
power-delay product.
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4.4 Conclusion
A 64-bit single-cycle S-4 Ling adder is described in this thesis. The carry-merge tree of
this adder has been redesigned to utilize CD logic to facilitate the carry generation and
results in only twelve transistors in the carry-merge tree’s critical path. CD logic has
demonstrated speed advantage and energy-efficiency over conventional logic styles and its
robustness has been verified in extensive post-layout simulations under various process,
voltage, and temperature conditions. A redesign of a partial static sum-precomputation
block which utilizes dynamic signals coming from the carry-merge tree is also described.
The proposed adder is fabricated in TSMC 1-V 1P9M multi-threshold CMOS process.
All eight test chips are functional with no post calibration involved. At the nominal supply,
the proposed adder shows a delay of 148 ps with a worst case power consumption and a
leakage power of 135 mW and 0.22 mW, respectively.
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Chapter 5
64-Bit Energy-Efficient Tree
Comparator
5.1 Introduction
Binary comparators are one of the most fundamental components in digital systems with
many applications such as the decoding of the x86 instruction sets, the renaming of the
register files in a superscalar system, and the number magnitude comparison in an arith-
metic logic unit. Conventionally, high-performance binary comparison is achieved using a
high speed adder, at the expense of both power consumption and area. Wang et al. [73]
proposed a high-performance, tree-structure comparator using all-N-Transistor (ANT) dy-
namic CMOS logic. This design however, may not be suitable for a single-cycle operation,
because of the heavy pipelining (3.5 clock cycles) required for ANT logic. Huang and
Wang [74] proposed a single-cycle, two-phase comparator using a priority-encoding algo-
rithm and has shown 16% performance enhancement over [73]. A parallel-MSB-checking
algorithm is proposed in [75] and [76] by introducing a new static priority encoder and
a MUX-based comparator structure. This implementation achieves superior performance
compared to the previous designs at the expense of twice the number of transistors. In 2007,
Kim and Yoo [77] proposed a new comparator with bitwise Competition Logic (BCL). This
comparator utilizes BCL to detect the earliest first “1” away from the most-significant-bit
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(MSB) after pre-encoding the inputs. This design achieves the lowest transistor count and
shows a 16% delay improvement. Recently, tree-based comparators have been proposed
in [78] and [79] where dynamic Manchester structures are used to facilitate the comparison
process.
All of the above works achieve high-performance operations using dynamic logic. While
dynamic logic has demonstrated superior performance compared to static logic, it is not
suitable for low-power operation because its data activity factor (α) is always 0.5. On the
other hand, static logic has an empirical α of close to 0.1 [16], making it advantageous
in terms of power consumption. Designs in [74], [78], [77] and [79] may not be suitable
for static logic implementation, primarily because of the tall transistor stack height. In
addition, a higher stack height is also less attractive in a deep sub-micron process, where the
VDD/Vt ratio (≈ 3 for 65nm) is lower compared to an earlier technology, because transistors
will exit the saturation mode sooner and be forced to operate in the linear region [80].
In this chapter, a new 64-bit tree structure comparator with a pre-encoding scheme to
achieve a maximum stack height of two is described. This design is particularly suitable for
implementation with pass transistor and/or static logic to ensure low-power consumption.
Moreover, this chapter provides a comprehensive performance analysis of state-of-the-art
comparators in 180-nm, 90-nm, and 65-nm CMOS processes. This chapter demonstrates
that the proposed static logic implementation achieves similar delay performance compared
to other papers’ dynamic logic designs. Since static logic is more power efficient, especially
at lower data activity factors, the proposed comparator shows significant energy efficiency
compared to others. Both the static 64-bit comparator and an improved comparator, where
CD logic is exclusively implemented in timing-critical stages to reduce the delay without
sacrificing the energy consumption, are realized in a 1-V, 65-nm CMOS process. At 1-V
supply, the proposed comparators measured delay is 167 ps, and has an average power
and a leakage power of 2.34 mW and 0.06 mW, respectively. At 0.3-pJ iso-energy or 250-
ps iso-delay budget, the proposed comparator with CD logic is 20% faster or 17% more
energy-efficient compared to a comparator implemented with just the static logic.
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Figure 5.1: Schematic of an 8-bit priority encoder [74].
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Figure 5.2: A 4-bit numerical example of the algorithm in [74].
5.2 Existing Comparator Designs
5.2.1 Priority-Encoding-Based Comparator
A priority-encoding-based comparator [74] [76] relies on a priority encoder to decode the
first bit away from the MSB that can distinguish the relationship of the two numbers.
An example of an 8-bit priority encoder design and a 4-bit comparison algorithm [74] are
shown in Fig. 5.1 and 5.2, respectively.
Consider a scenario where A7:0 = 000...1 and B7:0 = 000...0. In this case, Uneq0 is logic
“1”, and the signal LAO is pulled high through M1-5 and an inverter. Consequently, M13
is turned on via transistor M6-12 and an inverter, thus discharging the internal node of
the 8-input dynamic OR gate and pulling Abig high. The 64-bit comparator consists of two
stages, with eight priority encoders in parallel in the first stage driving another identical
priority encoder in the second stage. In [76], a parallel-MSB-checking algorithm with pre-
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Figure 5.3: A 4-bit numerical example of the algorithm in [76].
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Figure 5.4: A 4-bit numerical example of the algorithm in [77].
encoding scheme and a static priority decoder is implemented. A 4-bit numerical example
of this scheme is shown in Fig. 5.3. The key difference of this design compared to [74] is
that it sets all the preceding bits of the MSB (but not including the MSB itself) to “1”
and reset all the other bits to “0” [76], as shown in Step 2 of Fig. 5.3. In order to speed up
this process, [76] uses many OR dynamic logic in parallel at the expense of excess power
dissipation. Another encoding process then takes place (step 3) followed by a dynamic OR
gate to determine the larger number. Similar to [74], the 64-bit comparator is consisted of
two stages, with the first stage being eight 8-bit comparator running in parallel. Another
key difference in this design is that a static priority decoder runs in parallel with the first
stage to determine the first group of bits away from the MSB that can determine the
comparison process. Therefore, the second stage is simplified to be an 8 to 1 dynamic
MUX and thus achieves high-performance operation.
Designers who wish to implement [74] and [76] with static logic will incur a substantial
hardware overhead because both designs heavily rely on dynamic logic to achieve high-
speed operations. For instance, static implementations of 8-input dynamic OR gates and
MUXs required for both architectures will result in significant area and delay penalties.
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5.2.2 Bit-Wise Competition Logic (BCL) Based Comparator
The BCL based comparator compares two integers using the location of the first “1” away
from the MSB. A 4-bit numerical example is shown in Fig. 5.4. After the encoding process,
the bit comparison is performed with the initial position at MSB to detect the first “1”. If
“1” is detected, that input is decided to be the larger one; otherwise, BCL moves to the
next lower bit and repeats the process until the first “1” occurs.
BCL is not particularly suitable for static logic, primarily because its principle of opera-
tion is very similar to that of a dynamic MUX. Its high-performance operation relies on the
precharge of the internal node, thus eliminating the need for a very tall pMOS transistor
stack. Hence, converting BCL to a static-compatible design for the low-power purpose will
most likely cause performance degradation similar to that of a dynamic MUX.
5.2.3 Tree Structure Based Comparator
[78] and [79] proposed a tree-based comparator that utilizes dynamic Manchester adders
to reduce the number of critical stages to three. A static implementation of this design
inevitably incurs performance and area penalties. For instance, a static Manchester adder
requires an additional delete signal and has a tall pMOS transistor stack.
5.3 Proposed Radix-2 Tree Structure Comparator
The proposed high-performance tree-based comparator is inspired by the fact that G (gen-
erate) and P (propagate) signals can be defined for binary comparisons, similar to the G
and P signals for binary additions. Hence, the following key observation is made:
• A binary comparator is essentially a subset of the carry-merge tree in a parallel-prefix
adder, where only the final carry-out signal is necessary to interpret the result.
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5.3.1 Basic Design Principle
A two 2-bit binary number (A1A0 and B1B0) comparison can be realized with Equation
(5.1):
BBig = A1B1 + (A1 ⊕B1)
(
A0B0
)
(5.1)
EQ = (A1 ⊕B1) · (A0 ⊕B0) (5.2)
If B > A, then “BBig, EQ” is “1,0”. “BBig, EQ” is “0,0” if A > B, and “0,1” if A = B.
A closer look at Equation (5.1) reveals that it is analogous to the carry signal generation
in binary additions. Consider the carry generation:
Cout = AB + (A⊕B)Cin = G+ PCin (5.3)
where A, B are the binary inputs, Cin is the carry input, Cout is the carry output, and
G and P are the generate and propagate signals, respectively. Compared Equation (5.1)
and (5.3), one can then define G1 = A1B1, EQ1 = (A1 ⊕B1), and Cin =
(
A0B0
)
for BBig.
Equation (5.1) may not be suitable for high-performance operation when implementing
with static logic, due to the tall transistor stack height and a complicated XNOR gate. An
encoding scheme is employed to mitigate this problem. The encoding equation is given as:
G[i] = A[i]B[i], EQ[i] = A[i] ⊕B[i] (5.4)
where i = 0...63. The radix-2 comparison in Equation (5.1) and (5.2) can then be simplified
to:
BBig[2j+1:2j] = G[2j+1] + EQ2j+1G[2j] (5.5)
EQ[2j+1:2j] = EQ[2j+1] · EQ[2j] (5.6)
for j = 0...31, which only requires ten transistors with a maximum stack height of two.
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The G and P signals can be further combined to form group G and P signals.
BBig[3:0] = A3B3 +
(
A3 ⊕B3
) ·{A2B2 + (A2 ⊕B2) [A1B1 + (A1 ⊕B1) (A0B0) ]}
= G3 + EQ3 (G2 + EQ2 (G1 + EQ1Cin))
= BBig[3:2] + EQ3:2BBig[1:0] (5.7)
BBig[7:4] = BBig[7:6] + EQ7:6BBig[5:4] (5.8)
BBig[7:0] = BBig[7:4] + EQ7:4BBig[3:0] (5.9)
and for the equal (EQ) function,
EQ[3:0] =
(
A3 ⊕B3
) · (A2 ⊕B2) · (A1 ⊕B1) · (A0 ⊕B0)
= EQ[3] · EQ[2] · EQ[1] · EQ[0]
= EQ[3:2] · EQ[1:0] (5.10)
EQ[7:4] = EQ[7:6] · EQ[5:4] (5.11)
EQ[7:0] = EQ[7:4] · EQ[3:0] (5.12)
Finally, BBig and EQ in a 64-bit comparator are computed using Equation (5.13) and
(5.14).
BBig[63:0] = G63 +
62∑
k=0
(
Gk ·
63∏
m=k+1
EQm
)
(5.13)
EQ[63:0] =
63∏
m=0
EQm (5.14)
5.3.2 Comparator Tree Design Analysis
Several 64-bit comparator tree designs are analyzed and implemented in order to determine
the most energy-efficient tree structure. Notice that unlike the carry-merge tree in an adder,
the variety of tree structure in a comparator is relatively less, because comparator belongs
to the family of “parallel-reduction structure” [81] where only nodes BBIG and EQ are
derived at the end.
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Figure 5.5: (a) Radix-2, and (b) radix-4 64-bit comparator tree diagrams.
Comparator Tree Radix
The radix (also known as the valency [82]) defines the number of bits that is merged for
a given stage. In a radix-2 (radix-4) configuration, two (four) bits are compared at every
stage and results in a log264 = 6 (log464 = 3) stages comparison for a 64-bit comparator.
Compared to a radix-2 structure, a radix-4 design reduces the number of stages by half
at the expense of 2× the transistor stack height per stage. In this work, both radix-2
and radix-4 comparators are analyzed, with the corresponding tree diagrams shown in Fig.
5.5(a) and 5.5(b).
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Encoding scheme
The encoding scheme (Equation (5.4)) simplifies the first stage comparison and reduces
the maximum transistor stack height at the expense of adding an additional stage in the
tree. Without the encoding scheme however, implementations of Equation (5.13) and
(5.14) result in a maximum transistor stack height of four, similar to the case of a radix-4
configuration.
5.3.3 Comparator Sizing Strategy
The four 64-bit comparator trees that are analyzed are as follows:
1. A radix-2 tree with the encoding scheme implemented in pass transistor logic style.
2. A radix-2 tree with the encoding scheme implemented in static logic style.
3. A radix-2 tree without the encoding scheme.
4. A radix-4 tree with the encoding scheme implemented in pass transistor logic style.
To ensure a fair comparison, it is important to size each tree appropriately to achieve the
minimum delay for a given energy constraint. Such a multi-dimensional space optimization
problem can lead to considerable run time even for a simple circuit, and may not be
computationally feasible for a large circuit such as a 64-bit binary comparator. In order to
speedup the optimization process, we reduce the design-freedoms without compromising
the optimization results by employing the following heuristic approaches.
Group Sizing
Binary comparator, similar to an adder, is a suitable candidate for group-sizing strategy,
where identical logic gates in each stage are grouped together and sized the same. For a
radix-2 comparator tree with the encoding scheme, this approach constraints the number
of sizing variables to seven.
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Figure 5.6: Energy-delay tradeoff curves of 64-bit binary comparators implemented with
various tree designs in a 65-nm CMOS process.
Sizing Constraints
Due to the parallel-reduction characteristic of a comparator tree, the first two stages of the
tree occupy approximately 75% of the overall circuit area. Therefore, a suitable energy-
efficient sizing approach with delay performance taken into consideration is to set the first
two stages with small transistor sizing, and then progressively increases the transistor sizes
as the stage increases.
5.3.4 Optimization Results
Fig. 5.6 shows the energy-delay tradeoff curves of the four 64-bit binary comparators
being analyzed, where each point is generated using the Cadence Virtuoso Analog Circuit
Optimizer with the sizing constraint/strategy as described above. For the chosen CMOS
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Figure 5.7: Schematics of (a) pre-encode, (b) static, (c) static inverted, and (d) dynamic
2-bit binary comparator.
process, radix-2 configuration is a better alternative than its radix-4 counterpart. The
radix-2 tree with static encoding scheme exhibits similar energy consumption compared
to the radix-2 tree without the encoding scheme at longer delay constraints; however, if
the required delay constraint reduces, the former provides a better design tradeoff. This is
because direct implementation of Equation (5.13) results in a tall transistor stack at the
first stage, similar to the case of a radix-4 merging. By implementing the encoding scheme
in pass transistor style, an additional 10% delay improvement can be obtained under the
same energy constraint. On average, the proposed radix-2 comparator with the encoding
stage implemented with pass transistor logic style achieves 45% delay improvement at any
given energy constant compared to a radix-4 design.
5.3.5 Proposed 64-bit, Radix-2 Binary Comparator
The proposed 64-bit comparator tree is shown in Fig. 5.5(a) and the schematics of corre-
sponding circuits are shown in Fig. 5.7(a)-5.7(c). The critical path consists of one stage
of pre-encoding and six stages of 2-bit binary comparison circuits. A pass transistor logic
style is employed in the first stage pre-encoding circuitry to reduce the number of transis-
tors required from sixteen (static logic) to nine (including inverters). For the comparison
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Figure 5.8: Delay vs. area tradeoff curves of the proposed comparator and the comparator
generated automatically by the CAD tool using TSMC’s 65-nm standard-cell library.
generation circuitry, inversion property is utilized to minimize the number of stages in the
critical path and to also reduce the total power consumption by eliminating unnecessary
inverters. Unlike other designs [74] [76] [77] [78], the proposed comparator is static logic
compatible and has a maximum stack height of only two. As discussed previously, static
logic is particularly attractive for low-power applications due to its lower data activity, α,
which is defined as
α =
# of signal transitions
# of signals×# of clock cycles (5.15)
α essentially represents the number of signal transitions divided by the product of
number of signals and number of clock cycles.
5.3.6 Proposed Comparator vs. Synthesized designs
The standard-cell based implementation of binary comparators with different bit-widths
utilizing the proposed radix-2 comparator architecture is implemented and compared with
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the binary comparators that are generated by the computer-aided design (CAD) tool in
a TSMC 65-nm 1-V CMOS process. All designs are first described using Verilog and
then synthesized using Synopsys Design Compiler. The only difference is that for binary
comparators utilizing the proposed comparator architecture, we enforce the CAD tool to
implement the proposed radix-2 architecture while for the other cases, Design Compiler will
choose a suitable implementation using DesignWarer IP portfolios based on a given delay
constraint. The delay vs. area tradeoff curves of the binary comparators with different bit-
width are illustrated in Fig. 5.8. For low bit-width applications (ex., 8-bit) the proposed
design is not the preferred choice. As the bit-width increases, the proposed comparator
architecture outperforms the designs generated by the CAD tool. For instance, for a 32-bit
comparator with a delay requirement of 0.2 ns, the proposed comparator requires 40% less
number of gates than the comparator generated automatically by the CAD tool.
5.4 Power and Delay Comparative Analysis
This section compares the proposed 64-bit tree comparator with the existing comparator
designs. All simulation runs are done in schematic level (transistor netlists) in the Cadence
design environment using three different CMOS technologies at nominal supply voltage at
27◦C with TT corner. To ensure a fair and accurate comparison, all comparator archi-
tectures are reproduced from prior works and transistor sizings are determined through
iterative simulation processes aiming to optimize PDP. The measured power consumption
includes the clock tree and data buffers, which are both sized to drive a FO4 load. The
clock and data frequencies are set to 100MHz. Table 5.1 summarizes the key parameters
and the fixed output load of the three CMOS technologies. The delay is measured at the
50% point of the rising edge of either the CLK or data to the 50% point of the rising edge
of the comparator output with the worst-case delay vector: B[63:0] = 000....0 → 000...1.
A[63:0] = 111....1→ 000...0.
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Table 5.1: CMOS technology key parameters and output load.
Technology (nm) 180 90 65
VDD (V) 1.8 1 1
Vtn(Vtp) (V) 0.41(0.43) 0.35(0.32) 0.32(0.34)
Output Load 25f 20f 15f
Table 5.2: Summary of simulated delay and power results of various 64-bit comparators.
Publication
Process Delay Worst 50% 25% 10% # of Total Leakage
(nm) (ps) Power (µW) Power (µW) Power (µW) Power (µW) Transistors Width (µA)
This work
180 642 1224 783 386 153
1206
2988 —
90 240 207 132 68 31 2445 5.4
65 166 189 123 70 40 2013 13.7
Frustaci [79]
180 633 1133 964 780 675
1365
2334 —
90 352 283 261 220 192 1856 4.6
65 211 216 198 168 148 1467 11.3
Lam [76]
180 453 3102 4268 3939 3731
3386
5119 —
90 180 844 737 679 643 4227 10.4
65 124 608 511 466 439 3340 17.5
Kim [77]
180 1005 2194 2115 1850 1691
964
2469 —
90 386 401 322 280 255 1934 5.5
65 268 339 263 226 203 1691 13.5
Huang [74]
180 752 1364 1020 775 652
1640
2382 —
90 311 307 259 199 163 2014 7.8
65 212 234 202 163 139 1737 17.3
5.4.1 Experimental Results
Table 5.2 summarizes the delay and power results for various 64-bit comparators. Average
power consumption except the worst case is measured with 500 random input vectors at
various input data activities (α).
Worst case power is measured with the following input vectors: A[63:0] = 111....1 →
000...0, B[63:0] = 000....0 → 111...1. Power measurement at 10% α is considered as a
more realistic situation, since most of the logic blocks in digital systems nowadays are
implemented with static logic. Simulation results at various α demonstrate that, even at
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Figure 5.9: Normalized delay of various comparators.
25% α, the proposed comparator still outperforms the rest of the designs in terms of power,
PDP and EDP.
Fig. 5.9 illustrates the normalized delay of the comparators across the three technology
nodes considered. [76] demonstrates the best performance, largely due to the numerous
dynamic logic blocks required for this design. The proposed design is approximately 30%
slower than [76] but is at least 17% faster than the rest. This design is slower than [76]
primary because energy-efficiency is also taken into consideration. If performance is the
primary concern, the proposed comparator can also be implemented with dynamic logic
as well as a larger transistor sizing. Simulation results indicate that in this setup, the
proposed comparator is 16% faster than [76]. All the designs exhibit similar performance
trends across the three technology nodes considered, with the exception of [79]. As the
technology node scales down, the delay of [79] degrades, because of its tall stack height
(6 transistors). [74] is less susceptible to this problem, despite its tallest 7-transistor stack
height. With the worst case delay vectors, signals driving transistors M6-11 in the priority
encoder (Fig. 5.1) will arrive much earlier than M12. Hence, when LAO is pulled high,
M6-11 already discharge the internal nodes to ground. A similar situation also takes place
in the priority encoder in [76]. On the other hand, the Manchester adder in [79] can not
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Figure 5.10: Normalized power of various comparators with respect to the proposed 64-bit
comparator at 25% α vs. different input data activity in 65-nm.
begin to discharge until the slowest signal (CLK) arrives at the footer transistor.
Fig. 5.10 reveals the normalized power of various comparators with respect to the
proposed work at 25% α in a 65-nm technology. Clearly, the proposed comparator’s power
consumption is a strong function of α, with approximately 4.8× power reduction from the
worst case to average power dissipation at 10% α. The rest of the designs are less affected
by α, because of the dynamic logic’s higher data activity. At 25% α, the power consumption
of the proposed design is 2.3× to 6.6× lower than the other designs. At 10% α, the power
reduction of the proposed work ranges from 3.5× to 11×. This is largely because the
leakage power has become a more significant portion of the overall power consumption.
Fig. 5.11 and 5.12 illustrate the normalized PDP and EDP of various 64-bit compara-
tors for 25% α, respectively. The proposed comparator achieves the lowest PDP and EDP
across all the technology nodes considered. At 65 nm with 25% α, the proposed design
is approximately 3× and 3.7× more PDP and EDP efficient, respectively. The proposed
comparator’s leakage power is approximately 21% more than that of [79] at 65 nm (Table
5.5). It is expected that the leakage power discrepancy will diminish when low-leakage
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Figure 5.11: Normalized PDP of various comparators at 25% input data activity.
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Figure 5.12: Normalized EDP of various comparators at 25% input data activity.
circuit techniques such as power gating are enforced. The total number of transistors and
total transistor width of each design in the three CMOS processes are also summarized
in Table 5.5. Even though the total number of transistors of the proposed work is the
second smallest among all the designs, the proposed comparator’s total transistor width
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Figure 5.13: Energy-delay tradeoffs of various comparators in a 65-nm CMOS process.
in the 65-nm CMOS process is about 37%, 19%, and 16% larger but 66% smaller than
that of [79], [77], [74], and [76], respectively. This is primarily because static logic requires
pMOS transistors, which need to be sized larger compared to nMOS transistors due to
lower hole mobility, for the critical path logic evaluation.
Fig. 5.13 shows the impact in the energy-delay space of various 64-bit comparators.
The proposed comparator is the optimal design in the energy-delay constraint space. At
80fJ iso-energy or 200ps iso-delay budget, the proposed comparator is 2.7× faster or 3.3×
more energy efficient than the next best design respectively.
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5.5 Proposed High-Performance 8-bit Comparator with
CD Logic
The proposed tree-based comparator can be divided into two stages, where the first stage
consists of eight 8-bit comparators in parallel along with input signal buffers and encoding
circuitries, and the second stage contains only one 8-bit comparator. Simulation results
indicate that the second stage comparator only accounts for 3.1% of the total energy
consumption1, while the input buffers/encoding circuits and the eight 8-bit comparators
in the first stage constitute 63.1% and 33.8% of the energy consumption (α = 12.5%),
respectively. Based on this observation, we believe the design objective of the second stage
comparator should focus on high performance, even at the expense of power consumption.
As demonstrated by the silicon results in Section 5.7, such a design philosophy leads to an
improved performance with a comparable energy consumption.
1 The second stage comparator, however, is responsible for 43% of the critical path. The critical path
of a 64-bit comparator consists of seven logic levels, of which three of them belong to the second stage
comparator.
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The proposed second stage high-speed 8-bit comparator architecture along with the
clock generation circuits is shown in Fig. 5.14. The first stage implements a radix-2
merging with footed dynamic logic and results in a maximum stack height of three, as
shown in Fig. 5.7(d). A small pMOS CLK transistor P1 precharges the internal node to
minimize the charge-sharing problem. CD logic is utilized in the second stage due to its
domino-compatibility. Notice that even though only two logic gates are implemented with
CD logic, it accounts for 14.3% of the critical path in the proposed 64-bit comparator and
also acts as a high-performance logic interface between dynamic and static logic.
The clock tree is arranged such that CD logic always operates in the high-performance
D-Q mode. Fig. 5.15 shows the schematic of the CD logic comparison circuitry with
transistor sizing. Notice that this improved CD logic reduces the transistor overhead for
the TB block by 20% over the previously introduced design. Since the clock has an activity
factor of 1, this reduction helps to reduce the CD logic’s overall power consumption. For a
two input NAND gate, the power and area saving is approximately 5% and 2%, respectively.
The predischarge nMOS transistor is no longer required, because the first stage dynamic
logic always precharge to logic “1” during the precharge period and consequently pulls
down the internal node of CD logic to logic “0” through transistor N4. The static inverted
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comparison circuit acts as a LB which reduces the unwanted glitch seen at the output
while computing the final stage comparison. TB is designed to have a window duration
of approximately 95 ps. As shown in Section 5.6, a 95-ps window duration is sufficient
for the CD logic to perform robust operations under PVT variations. It is often not a
straightforward task to identify the proper window duration especially considering both
energy consumption and yield requirement. Designers may have to go through iterative
design process between post-layout simulations and layout to obtain this value, which can
be very time-consuming. In this work, the following design approach is adapted in order
to speedup this process:
1. The high-performance 8-bit comparator is lay out, except for the CD logic’s TB
block. Instead, the window duration of CD logic at this design phase is directly
controlled by an external input. A long window period, i.e., 150ps, is used as a
starting reference point..
2. Perform post-layout Monte-Carlo and corner simulations. If there is any failure,
proceeds to step 4).
3. Reduce the window period by a fixed step size (i.e., 5ps). Go to step 2).
4. Lay out the TB block to create the window duration. In this case, the appropriate
window duration is (current window period + 5ps).
5.5.1 Design Considerations
Other designs have been explored for the second stage high-performance 8-bit comparator
and we have concluded that the dynamic-CD-static logic style combinations is a more
suitable design when performance is the primary concern. The 8-bit comparator with only
CD logic is not a preferred design due to the following two reasons:
1. There is no performance advantage by replacing the dynamic logic gates in the first
stage of the 8-bit comparator with CD logic, since these CD-logic gates always operate
in C-Q mode only. As demonstrated in [83], CD logic’s C-Q delay is only comparable
with that of a dynamic logic gate with a much higher energy consumption.
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2. If CD logic is implemented in the third (last) stage of the 8-bit comparator, its
output should be protected by a static inverter in case it needs to drive a long
interconnect or multiple fan-ins. The additional inverter delay will compromise the
delay improvement introduced by the CD logic and defeats the purpose of employing
it in the first place.
In addition, compound domino logic style, where dynamic and static logic alternate in
every stage, is also not applicable. This is because the last stage dynamic logic also needs
to be protected by a static inverter, and same argument in reason (2) can be applied here.
One possible solution is to expand the design to become a 16-bit high-performance binary
comparator2. Simulation results reveal that this design achieves similar delay improvement
compared to the proposed high-performance design at a much higher energy consumption.
Furthermore, the dynamic logic gates’outputs in the first stage have to traverse through
long interconnects, which may be a reliability concern.
5.5.2 Clock Generation Circuits with Clock Gating Capability
The clock generation circuits consist of a digital tunable delay replica and a clock gating
circuitry which is controlled by two EQ signals. A digital tunable delay replica [84, 85] is
used instead of an analog delay replica to prevent excess static power dissipation, since the
power consumption of the delay replica is included in the comparator’s power dissipation.
The delay replica simulates the critical path delay and ensures that the input signals to
the first stage dynamic logic will always arrive earlier than CLK0 and CLK1 under all
PVT variations. In the proposed 8-bit comparator, one dynamic and one CD logic gate
will be triggered every clock cycle by CLK1 and CLKCD1, respectively. On the other
hand, the rest of three dynamic and one CD logic gates will only enter evaluation period
if both EQ[63:60] and EQ[59:56] signals are at logic “1”. Assuming that the input vectors
are random numbers, then the probability that CLK0 goes to high and CLKCD0 goes to
low (enter evaluation period) is only (1/2)8 = 0.4%. Fig. 5.16 illustrates the normalized
2In this case, the number of stages becomes four. If compound domino logic style is implemented, then
the last stage is a static gate.
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Figure 5.16: Normalized delay and energy consumption (α = 12.5%) of the proposed high-
performance comparator with CD logic vs. an 8-bit static comparator.
delay and energy consumption of the proposed 8-bit comparator with and without the
clock gating vs. the static 8-bit comparator which is sized for high performance. Clock
gating effectively reduces the energy consumption by 2.25× without compromising the
performance. Compared to the 8-bit static comparator, the proposed design achieves
60% delay reduction while dissipating 2× the energy. Table 5.3 summarizes the delay
distribution of each stage in the proposed 8-bit high-performance comparator for the worst
delay input vector. In this configuration, CD logic is approximately 19.5% faster than the
dynamic logic.
5.5.3 Digital Tunable Delay Replica
Fig. 5.17 shows the block diagram and schematics of the proposed digital tunable delay
replica with detailed transistor sizing. The replica consists of several stages of digitally
controlled delay element (DCDE). DCDE has been used extensively in various CMOS
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Table 5.3: Proposed 8-bit high-performance comparator delay distribution.
Stage Logic style Normalized delay (%)
1 Dynamic logic 33.8
2 CD logic 27.2
3 Static logic 39
applications, including phase-locked loops (PLLs) , time-to-digital converter, and Static
Random Access Memory (SRAM) [86–91] to provide precise timing signals. Compared to
the conventional current-starved inverter, DCDE is attractive for low-power applications
since it reduces the static power dissipation. The proposed DCDE is controlled by a 3-bit
binary code. When S[2:0] is “000”, transistors N3, N4, N6, and N7, are off, transistors
N8, and P3 are on, and DCDE has the longest falling edge delay. As the code increments,
additional nMOS pull-down branch will be on and increases the pull-down current, which
in term reduces DCDE’s falling edge delay. An additional nMOS branch consisted of tran-
sistors N5-N7, which is only on when both code S[0] and S[1] are at logic “1”, is necessary
to ensure DCDE’s monotonic decreasing delay characteristic. When S[2] is at logic “1”,
the gate capacitance of P2 is disconnected from the node OUT since the transmission gate
N8 and P3 are off; hence, DCDE’s delay is further reduced. A pMOS gate capacitance is
preferred over an additional nMOS pull-down path since in this case, DCDE’s layout area
can be reduced (better overall area utilization, since the proposed DCDE is already dom-
inated by nMOS transistors). Furthermore, extensive simulation results indicate that an
additional nMOS pull-down path provides diminishing delay tunability; hence, to achieve
the same delay decrement as that of a pMOS gate capacitance, the nMOS transistors of
the pull-down path have to be widened, which contribute to bother larger area and higher
power consumption. Notice that this design focuses only on DCDE’s falling edge delay,
since four stages of DCDE in series ensure that both CLKdelay’s falling and rising edge
delays are approximately the same. Buf1 (Fig. 5.17) is also carefully designed (by incor-
porating post-layout simulation information) to make sure that the delay is matched when
S[3] switches. Each DCDE occupies an area of 3.83 µm × 3.73 µm = 14.3 µm2 and the
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Figure 5.17: Digital tunable delay replica block diagram and schematic.
delay replica occupies an area of 21.5 µm × 3.73 µm = 80.2 µm2.
5.6 Robustness Analysis
5.6.1 Process, Voltage, and Temperature (PVT) Variations
Post-layout simulations of the comparator with CD logic at extreme process, temperature,
and voltage conditions are performed, with the results summarized in Table 5.4. The worst-
case glitch level is determined by first supplying the worst contention input vector (A[63:0]:
000...1 → 000...0, B[63:0]: 000...0 → 000...1) to the comparator, and then measuring the
glitch at node BBig. With the worst contention input vectors, only one branch of nMOS
logic transistors (consider Fig. 5.15, only inputs EQ[1] and BBig[0] remain at logic “1”) in
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Table 5.4: PVT post-layout analysis of the 64-bit comparator with CD logic.
Corner TT SF SS FS FF
Temperature (◦C) 27 -40 110 -40 110 -40 110 -40 110
VDD (V) 1 0.9 1.1 0.9 1.1 0.9 1.1 0.9 1.1 0.9 1.1 0.9 1.1 0.9 1.1 0.9 1.1
Delay (ps) 163 193 135 199 150 247 161 250 187 189 128 191 148 153 112 160 126
Worst glitch (mV) 50 45 56 84 151 45 56 72 90 44 52 74 112 43 60 99 163
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Figure 5.18: (a) Delay and (b) worst-case glitch level of the proposed comparator in a
Monte-Carlo post-layout simulation with 2000 iterations at 110◦C.
CD logic is on. From Table 5.4, it is evident that the comparator core is functional in the
presence of global variations along with excess static power supply noise and temperature
fluctuations. The worst case glitch level is 163 mV, which takes place at FF corner, 110◦C,
and 1.1-V supply. At nominal condition, this comparator’s delay with the worst delay
input vectors (A[63:0]: 000...0 → 000...1, B[63:0]: 000...1 → 000...0) and worst glitch level
are 163 ps and 50 mV, respectively.
5.6.2 Monte-Carlo Post-Layout Simulations
Beside global process variations, Monte-Carlo analysis with local transistor process and
mismatch variations (each transistor’s key parameters, such as the threshold voltage, will
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Figure 5.19: Die photo of the two proposed 64-bit comparators. The proposed 64-bit static
comparator occupies an area of 1718 µm2 and the proposed 64-bit comparator with CD
logic occupies an area of 2160 µm2.
CLK
Comp #1 
(Static Logic)
Comp #2  
(CD Logic)
Pseudo Random 
Number Generator
Worst Power
In
p
u
t 
M
u
xWorst Delay Out
O
u
tp
u
t 
M
u
x
Matched tpLH 
and tpHL
Slew rate controlled 
I/O Driver with 
dedicated supply
BBig, EQ
Digital Delay Replica
In
p
u
t 
FF
A[0:63]
B[0:63]
VCO
BBig, EQ
B[0]
On Chip
÷2 ÷4 ÷8
Figure 5.20: 64-bit comparator chip implementation block diagram.
randomly deviate from the default value at TT corner) is also conducted. In this setup,
the σ/µ ratio of the nMOS and pMOS transistors’ threshold voltage with W/L ratio of 500
nm/60 nm are 0.144 and 0.134, respectively. Fig. 5.18 shows the performance results of
Monte-Carlo post-layout simulations of the comparator with CD logic at 110◦C with 2000
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iterations. With the aforementioned transistor variation profile, the proposed comparator
core has an average delay (worst glitch) of 171 ps (106 mV) with a standard deviation of
8.16 ps (4.42 mV). The σ/µ ratios of the delay and worst glitch level are 0.048 and 0.042,
respectively.
5.7 Measurement Results
Unless otherwise specified, all the numbers reported in this section were obtained from sil-
icon measurement results based on five packaged dies. The comparator cores were realized
in a TSMC 65-nm 1-V 1P9M multi-threshold CMOS process. Each core was organized
in 16 rows with a row height of 3.73 µm. The critical path was implemented with low-Vt
transistors when necessary to facilitate the comparison generation while non-critical path,
delay replica, and clock tree were implemented with standard-Vt transistors to minimize
the leakage current. Fig. 5.19 shows the die photo of the two proposed 64-bit binary
comparators and Fig. 5.20 shows the chip block diagram.
The delay of the 64-bit comparator with static logic was measured using the following
approach:
1. The comparator was triggered by an off-chip 100-MHz reference signal from a Tek-
tronix DG2020A data generator to drive the worst delay input vectors (A[63:0]:
000...0 → 000...1, B[63:0]: 000...1 → 000...0).
2. The timing difference of both the input vector’s falling edge (B[0]) and the critical
path, BBig, signal’s falling edge to the off-chip reference signal were measured using
an Agilent 91304ADSA oscilloscope, and then subtracted from each other to obtain
the delay.
Measuring the delay of the 64-bit comparator with CD logic was not as straight-forward.
It is important to ensure that the CLK signal which feeds the second stage comparator
is properly timed, since an early arrival of the signal can lead to a false logic evaluation;
on the other hand, a late arrival of the signal leads to a performance degradation. Hence,
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Figure 5.21: (a) Conceptual and (b) actual delay measurement waveforms of the 64-bit
comparator with CD logic.
measuring the delay in this case involves two extra steps. The complete procedure is
outlined as follows:
1. The comparator was triggered by an off-chip 100-MHz reference signal to drive the
following input vector A[63:0]: 000...1→ 000...0, B[63:0]: 000...0→ 000...1. This set
of data transition causes BBig[7 : 0] to traverse from logic “1” to “0”. In this case, the
first stage dynamic logic (controlled by CLK0) can only enter the evaluation period
after BBig[7 : 0] is settled to ensure correct operations (Fig. 5.14).
2. Initially set the digital delay replica’s code S[3:0] to “0000” (i.e., longest delay) then
incremented the code until the output signal BBig falsely evaluating from logic “1”
to “0”. (i.e., CLK0 arrives before BBig[7 : 0] is settled)
3. Once the desired control code was determined, the comparator delay can be measured
using the same approach as described for the comparator with static logic.
Both signals B[0] and BBig traverse through the same output driver and matched MUX
(Fig. 5.20). The slew-rate-controlled output driver has a dedicated power supply that is
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Figure 5.22: Digital delay replica delay measurement results.
isolated from the rest of the chip to minimize supply noise. The conceptual and actual
delay measurement waveforms of the proposed comparator with CD logic are shown in
Fig. 5.21. It has been demonstrated in [92] that this approach can accurately measure the
delay with picosecond resolution. Notice that a buffer delay for the signal B[0] before it
reaches the output MUX (Fig. 5.20) needs to be included in the calculation of the overall
comparator delay. At the nominal 1-V supply, this buffer delay was measured to be 52
ps in a post-layout simulation. Hence, the proposed comparator with CD logic’s actual
delay was 115 ps (Fig. 5.21) + 52 ps = 167 ps. For the non-timing critical EQ signal, the
measured worst case delay was approximately 143 ps.
The worst and average power consumptions of the two comparators were measured
using the on chip voltage controlled ring oscillator, which was running at approximately
500 MHz. For the worst power consumption, the following input pattern A[63:0]: 000...0
→ 111...1, B[63:0]: 111...1 → 000...0 was supplied. The average power consumption was
measured by creating pseudo-random inputs and feeding them to the device under test.
The pseudo-random number generator was implemented using a 129-bit (only 128 bits are
used) linear feedback shift register (LFSR) with taps on bit locations 124 and 129 [93],
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Figure 5.23: Delay vs. comparator core supply voltage measurement results.
and resulted in an average data activity of 0.5, assuming that the flip flop was triggered
every clock cycle. Pseudo-random inputs representing different average data activities were
created by manipulating the CLK frequency of the LFSR (Equation (5.15)).
Fig. 5.22 shows the measured delay vs. controlled code of the digital delay replica.
The proposed digital delay replica provided a 85 ps tuning rage, with an average step size
of 5.67 ps.
Fig. 5.23 and 5.24 summarize the delay and full-speed power consumption (α = 12.5%)
measurement results of the two proposed 64-bit comparators vs. core supply voltage, re-
spectively. The full-speed power consumption is extrapolated by multiplying the measured
power consumption at CLK frequency of 500 MHz by a scaling factor, calculated as:
1/comparator delay
500 MHz
(5.16)
which assumes that dynamic power is the dominant component. The power includes the
comparator core, input signal buffers, clock trees, and the digital delay replica. At the
1-V nominal supply, the proposed comparator with CD logic runs at a delay of 167 ps for
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Figure 5.24: Power (α = 12.5%) vs. comparator core supply voltage measurement results.
the worst-case delay input vector with an average power (α = 12.5%) consumption of 2.34
mW, and a leakage of 0.06 mW at room temperature. The estimated standard deviation
of the proposed 64-bit comparator with CD logic’s delay at nominal supply voltage is 3.3
ps. At the 1.1-V supply, the proposed comparator’s delay decreases to 147 ps, with an
average power consumption of 3.57 mW, and a leakage power of 0.1 mW. Compared to
the original 64-bit comparator, the proposed comparator with CD logic is approximately
18% faster.
The energy consumption of the two proposed comparators are approximately the same
across all data activities, as demonstrated in Fig. 5.25. The CD logic based comparator
is 2.2% (2.7%) more (less) energy-efficient than the static logic based comparator when
the worst power (average power at α=12.5%) input vector is supplied. Between the two
proposed 64-bit comparators, the data activity factor influences both designs’ energy con-
sumption in a similar fashion, since only one 8-bit comparator (second stage) out of the
nine 8-bit comparators (in total) is different. In addition, as discussed in Section 5.5.3,
the clock gating circuitry ensures that only one dynamic and one CD logic gate dissipate
power every cycle, while the rest of dynamic and CD logic gates only have a 0.4% prob-
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Figure 5.25: Measured energy consumption of the two comparators at various data activity
factors at 1-V supply.
ability to dissipate dynamic power. Fig. 5.26 shows the energy-delay product (EDP) of
the two proposed 64-bit comparators at various α. The proposed comparator with CD
logic achieves lower EDP across all data activity factors. At α = 12.5%, the EDP of the
comparator with CD logic is approximately 15% lower than that of the comparator with
static logic.
Fig. 5.27 shows the measured energy (α = 12.5%) vs. delay curve of the two proposed
comparators. Each point on the two curves is generated by multiplying the measured
power consumption and delay of the two 64-bit comparators at a specific supply voltage.
CD logic is the more attractive design in all of the energy-delay constraint space. At 0.3 pJ
iso-energy or 250 ps iso-delay budget, CD logic is 20% faster or 17% more energy-efficient
than the static logic, respectively. As shown previously, both comparators achieve similar
energy consumption at nominal supply voltage, while the CD logic based comparator has
a shorter delay. In other words, for iso-delay comparison, CD logic based comparator
becomes more energy-efficient than the static logic based comparator. For different α, the
100
W o r s t 5 0 % 2 5 % 1 2 . 5 %5 0
1 0 0
1 5 0
2 0 0
2 5 0
3 0 0
3 5 0
4 0 0
4 5 0
5 0 0
EDP
 (pJ
*ps
)
D a t a  A c t i v i t y  F a c t o r
 S t a t i c C D  L o g i c
Figure 5.26: Measured energy-delay product (EDP) of the two comparators at various data
activity factors at 1-V supply.
proposed comparator with CD logic also exhibits similar delay improvement or energy-
efficiency at iso-energy or iso-delay constraint, respectively. Finally, Table 5.5 compares
this work with state-of-the-art designs. The numbers in brackets are normalized to a 65-nm
CMOS process, with the conversion formulas shown below the table. The normalization
formulas work well for technology nodes that are within few generations (i.e., 180 nm, and
90 nm) and may not be suitable for older processes such as 350 nm and 600 nm. Also,
all the other designs do not specify the data activity factor, which as demonstrated in this
thesis plays a significant role in determining the energy consumption. [94] and [78] achieve
better numbers than the proposed work; however, they are not based on silicon results.
The proposed 64-bit comparator with CD logic at α = 25% is 42% and 76% more energy
and EDP efficient, respectively, than the recently published silicon results [77]. Notice
that the measurement results are consistent with the simulation numbers. As shown in
Fig. 5.16, the energy consumption of the proposed 8-bit high-performance comparator is
2× more than that of the 8-bit static comparator, which accounts for 3.1% of a 64-bit
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Figure 5.27: Measured energy (α=12.5%) vs. delay curve of the two proposed comparators
under various supply voltages.
comparator’s energy consumption at α = 12.5%. Hence, based on simulation results the
64-bit comparator with CD logic’s energy consumption will be 3.1% higher than its static
counterpart. As summarized in Table 5.5, the measured energy consumption of the 64-bit
comparator with CD logic is 2.63% higher than that of the static 64-bit comparator at α
= 12.5%.
5.8 Conclusion
A new single-cycle, radix-2 tree based comparator is developed. This design is static logic
compatible, and has demonstrated low-power, high-performance operation compared to
state-of-the-art works. Detailed analysis across three technology nodes reveal that it is
the most power-efficient design with approximately 2.3× and 3.7× reduction in terms of
power and EDP at 65nm respectively. Furthermore, this design is attractive with both
low-delay and low-energy-constraint. When implemented with a 80 fJ energy budget, the
proposed comparator achieves 2.7× better performance. With a 200 ps delay constraint,
the proposed work is 3.3× more energy efficient than the next best design. A 64-bit single-
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Table 5.5: 64-bit comparator chip performance comparisons.
This work[1] This work[1]
[94] [78] [77] [76]
(CD Logic) (Static)
Process (nm) 65 65 90 90 180 350
VDD (V) 1 1 1 1 1.8 N/A
Silicon Results Yes Yes No No Yes Yes
Delay(ps) 167 203 220 (159) 230 (166) 1120 (404) 1550 (288)
Energy (pJ)
2.15 (Worst) 2.2 (Worst)
0.77 (0.56)[2] 1 (0.72)[2] 12.65 (1.32)[2] N/A
1.55 (α = 50%) 1.56 (α = 50%)
0.77 (α = 25%) 0.77 (α = 25%)
0.39 (α = 12.5%) 0.38 (α = 12.5%)
EDP
129 (α = 25%) 156 (α = 25%) 169 (89) 230 (120) 14168 (533) N/A
(pJ × ps)
Area (µm2) 2160 1718 N/A N/A 4416 (576) 199576 (6883)
Leakage (mW) 0.06 0.06 0.007 N/A N/A N/A
1 Measurement results based on five packaged dies.
2 data activity factor (α) not specified.
3 Numbers in brackets are normalized to a 65-nm CMOS process.
4 Normalization formulas are: tdnorm = td ×
(
65nm
tech.
)
, Enorm = E ×
(
65nm
tech.
) (
1V
Vtech.
)2
, Areanorm = Area×
(
65nm
tech.
)2
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cycle, tree-based comparator with CD logic is also described. The proposed comparator
with CD logic implemented exclusively in the timing-critical path achieves additional speed
advantage with comparable energy consumption over the same design with static logic only
and its robustness has been verified in extensive post-layout simulations under various
process, voltage, and temperature conditions. The proposed comparator is fabricated in a
TSMC 1-V 65-nm 1P9M multi-threshold CMOS process. At the nominal 1-V supply, the
proposed comparator with CD logic show a delay of 167 ps, an average power consumption
of 2.34 mW when the inputs toggle at a data activity factor of 12.5%, and a leakage power
of 0.06 mW. At an iso-energy or iso-delay constraint of 0.3 pJ and 250 ps, the proposed
comparator with CD logic is 20% faster or 17% more energy-efficient than the proposed
comparator with static logic only, respectively.
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Chapter 6
Conclusions
Arithmetic circuits such as adders and comparators are crucial components in today’s
microprocessors and are also used extensively in many areas of CMOS digital systems. For
high-performance central processing units, arithmetic circuits in the arithmetic logic unit
are often the performance bottleneck. This thesis analyzes arithmetic circuits and provides
both transistor-level and micro-architecture level techniques to improve arithmetic circuit’s
performance and energy-efficiency. Extensive simulation results and silicon data from two
test chips have verified the effectiveness and robustness of the proposed techniques.
6.1 Summary of Contributions
The main contribution of this thesis is to provide high-performance, energy-efficient CMOS
arithmetic circuit designs at both micro-architecture and circuit levels. Details of the
contributions are summarized below:
Constant-Delay Logic
CD logic, where the critical path, to a first-order approximation, does not depend on the
logic expression. The performance advantage of CD logic has been demonstrated over other
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logic styles in various applications in both simulations and silicon results presented in this
thesis. By implementing CD logic exclusively in the critical path while adapting static logic
for non-critical paths, high-performance, energy-efficient operations can be achieved. This
design strategy is especially suitable for applications where there exists a unique critical
path, such as adders and comparators.
Detailed theoretical and simulations on the design considerations of CD logic are formu-
lated and presented. Design choices including maximum glitch requirement, and window
width are discussed and analyzed. Designers can follow the procedures outlined in this
thesis to determine the optimal design parameters based on the yield requirement and the
degree of PVT variations.
64-bit Ling Adder with CD logic
A 64-bit hybrid-radix, sparse-4 adder architecture using Ling’s algorithm is presented in
this thesis. This adder architecture utilizes CD logic in the critical path with a modified
sparse-4 sum precomputation circuitry to achieve high-performance addition. Silicon re-
sults in a 65-nm CMOS technology indicate that this adder with CD logic achieves shortest
delay with lower power consumption, leading to a better energy-efficiency. This adder is
particular suitable for server processors where performance is the primary concern.
64-bit Binary Tree-Structure Comparator with CD logic
A 64-bit binary comparator with a radix-2 tree structure is presented in this thesis. This
comparator design targets at deep-submicron CMOS process by limiting the maximum
number of stack height to be two and can be implemented with static logic only to achieve
low-power operation, especially in low data activity environments. If higher performance
is desired, the second stage 8-bit comparator can be implemented with CD logic based on
the observation that the second stage 8-bit comparator accounts for 43% of the critical
path while only contributing to a small fraction of the total power consumption. Silicon
results in a 65-nm CMOS process indicate that the 64-bit comparator with CD logic is
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Figure 6.1: Differential constant delay (CD) logic block diagram.
20% faster or 17% more energy-efficient compared to a 64-bit comparator with static logic
only at 0.3 pJ iso-energy or 250 ps iso-delay budget, respectively.
6.2 Future Work
This thesis introduces a new CMOS logic style, constant-delay (CD) logic, and how it can be
utilized in applications with a unique critical path, such as adders and comparators. Full-
custom designs in a 65-nm CMOS technology has demonstrated CD logic’s performance
potentials. Looking forward, several research directions can be investigated to further
demonstrate CD logic’s performance advantage and to encourage other circuit designers in
adapting this logic style.
The single-ended CD logic demonstrated in this thesis utilizes a timing window to re-
duce the power consumption. The timing window needs to be carefully analyzed under
process, voltage, and temperature variations to ensure high-performance operations with
excellent yield. If robustness is the primary concern, differential CD logic can be imple-
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mented at a cost of additional power consumption. A schematic of a differential CD logic
is shown in Fig. 6.1.
Assuming the inputs to the NMOS logic block are coming from a precharge-type logic
(i.e., dynamic logic), both OUT and OUT are initially at logic “0” when φCD goes from
high to low, since all the inputs entering the differential CD logic are at logic “1”. When
φCD is low, both OUT and OUT enter the contention period and rise to a non-zero voltage
level due to direct path current. When the preceding logic gates make the transitions and
turn off either Logic or Logic block (assuming Logic block is turned off in this case), OUT
rises to logic “1” and turns off transistor M4. In this case, OUT goes back to logic “0”
and the direct path current is eliminated. Compared to a single-ended CD logic, both
the area and power consumption of differential CD logic are increased due to a greater
number of transistors and the number of direct current path. On the other hand, a timing
block is no longer required for the differential CD logic, as the differential nature provides
a self-timing window that is robust under process, temperature, and voltage variation. For
deep sub-micron CMOS technologies (i.e., 28 nm and below) with high-performance and
stringent yield requirements, differential CD logic may be an attractive design choice over
single-ended CD logic and other logic families. Additional analysis in terms of performance,
power consumption, and robustness compared to other logic families should be conducted
to further explore the potential of differential CD logic.
Another important research direction is to integrate CD logic with CAD tools such
that circuit designers working in a digital standard design flow environment can utilize
CD logic in performance-critical circuit blocks without sacrificing the overall development
cycle time. This will require (1) implementation of various logic gates using CD logic, (2)
careful characterization of these logic gates at different corner and (3) circuit blocks with
timing and power information in standard-cell library compatible format.
In addition, to ensure high yield for robust designs, careful characterization of CD
logic’s glitch and window width requirement under different process variation in advanced
CMOS processes such as 28nm and below will be necessary. Finally, integrating CD logic
into an even more complex circuit block, i.e., arithmetic logic unit (ALU), is an important
research direction that should be taken into consideration. In particular, the following
work will be required:
108
1. Investigate the 64-bit ALU design, especially at low supply voltages for energy effi-
ciency.
2. Design of non-critical, low-power logic and shifting units
3. Design of the ALU peripheral circuits
4. Low-leakage standby mode and efficient clock gating for the adder unit
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